| Electronic Components Datasheet Search |
|
3850 Datasheet(PDF) 29 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
3850 Datasheet(HTML) 29 Page - Renesas Technology Corp |
|
29 / 101 page ![]() Rev.3.01 2003.06.20 page 29 of 97 3850 Group (Spec.H/A) Fig. 21 Interrupt control Fig. 22 Structure of interrupt-related registers Interrupt disable flag (I) Interrupt request Interrupt request bit Interrupt enable bit BRK instruction Reset b7 b0 b7 b0 b7 b0 b7 b0 b7 b0 Interrupt edge selection register INT0 active edge selection bit INT1 active edge selection bit INT2 active edge selection bit INT3 active edge selection bit Serial I/O2 / INT3 interrupt source bit 0 : INT3 interrupt selected 1 : Serial I/O2 interrupt selected Not used (returns “0” when read) (INTEDGE : address 003A16) 0 : Falling edge active 1 : Rising edge active Interrupt request register 1 INT0 interrupt request bit Reserved INT1 interrupt request bit INT2 interrupt request bit INT3 / Serial I/O2 interrupt request bit Reserved Timer X interrupt request bit Timer Y interrupt request bit 0 : No interrupt request issued 1 : Interrupt request issued (IREQ1 : address 003C16) Interrupt request register 2 Timer 1 interrupt request bit Timer 2 interrupt request bit Serial I/O1 reception interrupt request bit Serial I/O1 transmit interrupt request bit CNTR0 interrupt request bit CNTR1 interrupt request bit AD converter interrupt request bit Not used (returns “0” when read) (IREQ2 : address 003D16) 0 : No interrupt request issued 1 : Interrupt request issued Interrupt control register 1 INT0 interrupt enable bit Reserved(Do not write “1” to this bit.) INT1 interrupt enable bit INT2 interrupt enable bit INT3 / Serial I/O2 interrupt enable bit Reserved(Do not write “1” to this bit.) Timer X interrupt enable bit Timer Y interrupt enable bit (ICON1 : address 003E16) Interrupt control register 2 Timer 1 interrupt enable bit Timer 2 interrupt enable bit Serial I/O1 reception interrupt enable bit Serial I/O1 transmit interrupt enable bit CNTR0 interrupt enable bit CNTR1 interrupt enable bit AD converter interrupt enable bit Not used (returns “0” when read) (Do not write “1” to this bit.) 0 : Interrupts disabled 1 : Interrupts enabled (ICON2 : address 003F16) 0 : Interrupts disabled 1 : Interrupts enabled |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |