Electronic Components Datasheet Search
  English  ▼

X  

M37160MF Datasheet(PDF) 95 Page - Renesas Technology Corp

Part # M37160MF
Description  SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M37160MF Datasheet(HTML) 95 Page - Renesas Technology Corp

Back Button M37160MF Datasheet HTML 91Page - Renesas Technology Corp M37160MF Datasheet HTML 92Page - Renesas Technology Corp M37160MF Datasheet HTML 93Page - Renesas Technology Corp M37160MF Datasheet HTML 94Page - Renesas Technology Corp M37160MF Datasheet HTML 95Page - Renesas Technology Corp M37160MF Datasheet HTML 96Page - Renesas Technology Corp M37160MF Datasheet HTML 97Page - Renesas Technology Corp M37160MF Datasheet HTML 98Page - Renesas Technology Corp M37160MF Datasheet HTML 99Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 131 page
background image
Rev.1.01
2003.11.13
page 95 of 130
M37160M8/MA/MF-XXXSP/FP,M37160EFSP/FP
13. A-D CONVERTER CHARACTERISTICS
(VCC = 5 V ± 10 %, VSS = 0 V, f(XIN) = 8.86MHz, Ta = –10 °C to 70 °C, unless otherwise noted)
Resolution
Non-linearity error
Differencial non-linearity error
Zero transition error
Full-scale transition error
Max.
7
±1.5
±0.9
2
–2
bits
LSB
LSB
LSB
LSB
Min.
Limits
Unit
Test conditions
Parameter
Symbol
—
—
—
V0T
VFST
IOL (SUM) = 0 mA
Typ.
14. MULTI-MASTER I2C-BUS BUS LINE CHARACTERISTICS
Bus free time
Hold time for START condition
LOW period of SCL clock
Rising time of both SCL and SDA signals
Data hold time
HIGH period of SCL clock
Falling time of both SCL and SDA signals
Data set-up time
Set-up time for repeated START condition
Set-up time for STOP condition
tBUF
tHD; STA
tLOW
tR
tHD; DAT
tHIGH
tF
tSU; DAT
tSU; STA
tSU; STO
Max.
1000
300
Min.
1.3
0.6
1.3
20+0.1Cb
0
0.6
20+0.1Cb
100
0.6
0.6
Max.
300
0.9
300
µs
µs
µs
ns
µs
µs
ns
ns
µs
µs
Unit
Standard clock mode High-speed clock mode
Parameter
Symbol
Note: Cb = total capacitance of 1 bus line
Fig.14.1 Definition Diagram of Timing on Multi-master I2C-BUS
Min.
4.7
4.0
4.7
0
4.0
250
4.7
4.0
SDA
SCL
P
tBUF
S
tHD;STA
tLOW
tR
tHD;DAT
tHIGH
tF
tSU;DAT
tSU;STA
Sr
P
tSU;STO
tHD;STA
S
Sr
P
: Start condition
: Restart condition
: Stop condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com