Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 768 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 768 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 764Page - Renesas Technology Corp SH7261 Datasheet HTML 765Page - Renesas Technology Corp SH7261 Datasheet HTML 766Page - Renesas Technology Corp SH7261 Datasheet HTML 767Page - Renesas Technology Corp SH7261 Datasheet HTML 768Page - Renesas Technology Corp SH7261 Datasheet HTML 769Page - Renesas Technology Corp SH7261 Datasheet HTML 770Page - Renesas Technology Corp SH7261 Datasheet HTML 771Page - Renesas Technology Corp SH7261 Datasheet HTML 772Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 768 / 1348 page
background image
Section 17 I
2C Bus Interface 3 (IIC3)
Rev. 2.00 Sep. 07, 2007 Page 736 of 1312
REJ09B0320-0200
17.3.2
I
2C Bus Control Register 2 (ICCR2)
ICCR2 is an 8-bit readable/writable register that issues start/stop conditions, manipulates the SDA
pin, monitors the SCL pin, and controls reset in the control part of the I
2C bus.
ICCR2 is initialized to H'7D by a power-on reset or deep standby mode.
0
1
2
3
4
5
6
7
1
0
1
1
1
1
1
0
R/W
R/W
R/W
R/W
R
R
R/W
R
Bit:
Initial value:
R/W:
BBSY
SCP
SDAO SDAOP SCLO
—
IICRST
—
Bit
Bit Name
Initial
Value
R/W
Description
7
BBSY
0
R/W
Bus Busy
Enables to confirm whether the I
2C bus is occupied or
released and to issue start/stop conditions in master
mode. With the clocked synchronous serial format, this
bit is always read as 0. With the I
2C bus format, this bit
is set to 1 when the SDA level changes from high to low
under the condition of SCL = high, assuming that the
start condition has been issued. This bit is cleared to 0
when the SDA level changes from low to high under the
condition of SCL = high, assuming that the stop
condition has been issued. Write 1 to BBSY and 0 to
SCP to issue a start condition. Follow this procedure
when also re-transmitting a start condition. Write 0 in
BBSY and 0 in SCP to issue a stop condition.
6
SCP
1
R/W
Start/Stop Issue Condition Disable
Controls the issue of start/stop conditions in master
mode. To issue a start condition, write 1 in BBSY and 0
in SCP. A retransmit start condition is issued in the
same way. To issue a stop condition, write 0 in BBSY
and 0 in SCP. This bit is always read as 1. Even if 1 is
written to this bit, the data will not be stored.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com