Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 810 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 810 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 806Page - Renesas Technology Corp SH7261 Datasheet HTML 807Page - Renesas Technology Corp SH7261 Datasheet HTML 808Page - Renesas Technology Corp SH7261 Datasheet HTML 809Page - Renesas Technology Corp SH7261 Datasheet HTML 810Page - Renesas Technology Corp SH7261 Datasheet HTML 811Page - Renesas Technology Corp SH7261 Datasheet HTML 812Page - Renesas Technology Corp SH7261 Datasheet HTML 813Page - Renesas Technology Corp SH7261 Datasheet HTML 814Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 810 / 1348 page
background image
Section 18 Serial Sound Interface (SSI)
Rev. 2.00 Sep. 07, 2007 Page 778 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
11
SPDP
0
R/W
Serial Padding Polarity
0: Padding bits are low.
1: Padding bits are high.
Note: When MUEN = 1, padding bits are low. (The
MUTE function is given priority.)
10
SDTA
0
R/W
Serial Data Alignment
0: Transmitting and receiving in the order of serial data
and padding bits
1: Transmitting and receiving in the order of padding
bits and serial data
9
PDTA
0
R/W
Parallel Data Alignment
This bit is ignored if CPEN = 1. When the data word
length is 32, 16 or 8 bit, this configuration field has no
meaning.
This bit applies to SSIRDR in receive mode and
SSITDR in transmit mode.
0: Parallel data (SSITDR, SSIRDR) is left-aligned
1: Parallel data (SSITDR, SSIRDR) is right-aligned.
• DWL = 000 (with a data word length of 8 bits), the
PDTA setting is ignored.
All data bits in SSIRDR or SSITDR are used on the
audio serial bus. Four data words are transmitted or
received at each 32-bit access. The first data word
is derived from bits 7 to 0, the second from bits 15
to 8, the third from bits 23 to 16 and the last data
word is derived from bits 31 to 24.
• DWL = 001 (with a data word length of 16 bits), the
PDTA setting is ignored.
All data bits in SSIRDR or SSITDR are used on the
audio serial bus. Two data words are transmitted or
received at each 32-bit access. The first data word
is derived from bits 15 to 0 and the second data
word is derived from bits 31 to 16.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com