Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 814 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 814 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 810Page - Renesas Technology Corp SH7261 Datasheet HTML 811Page - Renesas Technology Corp SH7261 Datasheet HTML 812Page - Renesas Technology Corp SH7261 Datasheet HTML 813Page - Renesas Technology Corp SH7261 Datasheet HTML 814Page - Renesas Technology Corp SH7261 Datasheet HTML 815Page - Renesas Technology Corp SH7261 Datasheet HTML 816Page - Renesas Technology Corp SH7261 Datasheet HTML 817Page - Renesas Technology Corp SH7261 Datasheet HTML 818Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 814 / 1348 page
background image
Section 18 Serial Sound Interface (SSI)
Rev. 2.00 Sep. 07, 2007 Page 782 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
31 to 29
All 0
R
Reserved
The read value is not guaranteed. The write value
should always be 0.
28
DMRQ
0
R
DMA Request Status Flag
This status flag allows the CPU to recognize the value
of the DMA request pin on the SSI module.
• TRMD = 0 (Receive mode)
If DMRQ = 1, the SSIRDR has unread data.
If SSIRDR is read, DMRQ = 0 until there is new
unread data.
• TRMD = 1 (Transmit mode)
If DMRQ = 1, SSITDR requires data to be written to
continue the transmission to the audio serial bus.
Once data is written to SSITDR, DMRQ = 0 until it
requires further transmit data.
27
UIRQ
0
R/W*
1
Underflow Error Interrupt Status Flag
This status flag indicates that data was supplied at a
lower rate than was required.
In either case, this bit is set to 1 regardless of the value
of the UIEN bit and can be cleared by writing 0 to this
bit.
If UIRQ = 1 and UIEN = 1, an interrupt occurs.
• TRMD = 0 (Receive mode)
If UIRQ = 1, SSIRDR was read before there was
new unread data indicated by the DMRQ or DIRQ
bit. This can lead to the same received sample
being stored twice by the host leading to potential
corruption of multi-channel data.
• TRMD = 1 (Transmit mode)
If UIRQ = 1, SSITDR did not have data written to it
before it was required for transmission. This will
lead to the same sample being transmitted once
more and a potential corruption of multi-channel
data. This is more serious error than a receive
mode underflow as the output SSI data results in
error.
Note: When underflow error occurs, the current data in
the data buffer of this module is transmitted until
the next data is filled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com