| Electronic Components Datasheet Search |
|
SH7261 Datasheet(PDF) 897 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7261 Datasheet(HTML) 897 Page - Renesas Technology Corp |
|
897 / 1348 page ![]() Section 19 Controller Area Network (RCAN-ET) [R5S72611] [R5S72613] Rev. 2.00 Sep. 07, 2007 Page 865 of 1312 REJ09B0320-0200 19.6.4 Message Receive Sequence The diagram below shows the message receive sequence. RCAN-ET CAN Bus End Of Arbitration Field End Of Frame IDLE Valid CAN-ID Received Compare ID with Mailbox[N] + LAFM[N] (if MBC is config to receive) Store Mailbox-Number[N] and go back to idle state • Store Message by Overwriting • Set UMSR • Set IRR9 (if MBIMR[N] = 0) • Generate Interrupt Signal (if IMR9 = 0) • Set RXPR[N] (RFPR[N]) • Set IRR1 (IRR2) (if MBIMR[N] = 0) • Generate Interrupt Signal (if IMR1 (IMR2) = 0) • Reject Message • Set UMSR • Set IRR9 (if MBIMR[N] = 0) • Generate Interrupt Signal (if IMR9 = 0) • Set RXPR[N] (RFPR[N])*1 • Store Message •Set RXPR[N] (RFPR[N]) •Set IRR1 (IRR2) (if MBIMR[N] = 0) •Generate Interrupt Signal (if IMR1 (IMR2) = 0) Valid CAN Frame Received Clear by clear UMSR[N] *2 Write 1 to RXPR[N] Read Mailbox[N] IRR[1] set? Read IRR MSG OverWrite or OverRun? (NMC) OverWrite OverRun N = 0? n = n - 1 No No No No Yes Yes Yes Write 1 to RFPR[N] Read Mailbox[N] Read RFPR[N] = 1 Yes Yes CPU received interrupt due to CAN Message Reception RXPR[N] (RFPR[N]) Already Set? ID Matched? Intrrupt signal Intrrupt signal Intrrupt signal Loop (n = 15; n ≥ 0; n = n - 1) Read RXPR[N] = 1 Notes: 1. Only if CPU clears RXPR[N]/RFPR[N] at the same time that UMSR is set in overrun, RXPR[N]/RFPR[N] may be set again even thuotgh the message has not been updated. 2. In case overwrite configuration (NMC = 1) is used for the Mailbox N the message must be discarded when UMSR[N] = 1, UMSR[N] cleared and the full Interrupt Service Routine started again. In case of overrun configuration (NMC = 0) is used clear again RXPR[N]/ RFPR[N]/UMSR[N] when UMSR[N] = 1 and consider the message obsolate. Clear by clear UMSR[N] *2 Exit Interrpt Service Routine Figure 19.11 Message receive sequence |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |