Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 945 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 945 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 941Page - Renesas Technology Corp SH7261 Datasheet HTML 942Page - Renesas Technology Corp SH7261 Datasheet HTML 943Page - Renesas Technology Corp SH7261 Datasheet HTML 944Page - Renesas Technology Corp SH7261 Datasheet HTML 945Page - Renesas Technology Corp SH7261 Datasheet HTML 946Page - Renesas Technology Corp SH7261 Datasheet HTML 947Page - Renesas Technology Corp SH7261 Datasheet HTML 948Page - Renesas Technology Corp SH7261 Datasheet HTML 949Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 945 / 1348 page
background image
Section 20 IEBus
TM Controller (IEB) [R5S72612] [R5S72613]
Rev. 2.00 Sep. 07, 2007 Page 913 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
0
GG
0
R
General Broadcast Reception Acknowledgement
Set to 1 when the slave address is acknowledged as
H'FFF in broadcast reception. Like the receive
broadcast bit, this flag is valid when the slave/broadcast
reception is started. (This flag is changed at the time of
setting the RXS flag in IERSR.)
The previous value remains unchanged until the next
slave/broadcast reception is started. This flag is cleared
to 0 in slave normal reception.
0: (1) A unit is in slave reception
(2) When H'FFF is not acknowledged in the slave
address field in broadcast reception
1: When H'FFF is acknowledged in the slave address
field in broadcast reception
20.3.16
IEBus Transmit Status Register (IETSR)
IETSR detects events such as transmit start, transmit normal completion, and transmit error end.
Each status flag in IETSR corresponds to a bit in the IEBus transmit interrupt enable register
(IEIET) that enables or disables each interrupt. This register is cleared by writing 1 to each bit.
IETSR is initialized by a power-on reset or in deep standby.
76543210
Bit:
Initial value:
R/W:
00000000
R
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R
—
TXS
TXF
—
TXE
AL
TXE
TTME
TXE
RO
TXE
ACK
Bit
Bit Name
Initial
Value
R/W
Description
7
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com