Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 1019 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 1019 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 1015Page - Renesas Technology Corp SH7261 Datasheet HTML 1016Page - Renesas Technology Corp SH7261 Datasheet HTML 1017Page - Renesas Technology Corp SH7261 Datasheet HTML 1018Page - Renesas Technology Corp SH7261 Datasheet HTML 1019Page - Renesas Technology Corp SH7261 Datasheet HTML 1020Page - Renesas Technology Corp SH7261 Datasheet HTML 1021Page - Renesas Technology Corp SH7261 Datasheet HTML 1022Page - Renesas Technology Corp SH7261 Datasheet HTML 1023Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1019 / 1348 page
background image
Section 21 CD-ROM Decoder (ROM-DEC)
Rev. 2.00 Sep. 07, 2007 Page 987 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
3, 2
BUFEND1
[1:0]
10
R/W
These bits select whether to change the order of 16-bit
units of data transferred from the SSI module or
suppress the stream data. In the SSI module, either
"padding mode" or "non-padding mode" is selectable. In
non-padding mode, each 32 bits of data transferred
from the SSI are CD-ROM data. Since the CD-ROM
decoder has two 16-bit input data registers, the order of
the 16-bit data can be swapped within the 32 bits. On
the other hand, in padding mode each 32 bits of data
transferred from the SSI includes padding. Since the
padding is without meaning, it should be kept out of the
input stream to the decoder. This suppression can be
specified by the setting of this register.
The CD-ROM decoder handles data as a stream of 16-
bit data, and this register controls which 16-bit portion of
each 32 bits of data transferred from the SSI should be
input second.
00: The 16 bits of stream data that would otherwise be
processed second is discarded.
01: The higher-order 16 bits of each 32 bits of data
received from the SSI are placed second in the
stream to the decoder.
10: The higher-order 16 bits of each 32 bits of data
received from the SSI are placed second in the
stream to the decoder.
11: Setting prohibited. If made, this setting will produce
a malfunction.
1, 0
All 0
R/W
Reserved
These bits are always read as 0. The write value should
always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com