SH7261 datasheet(1021/1348 Pages) RENESAS

1021 / 1348 page

Section 21 CD-ROM Decoder (ROM-DEC)

Rev. 2.00 Sep. 07, 2007 Page 989 of 1312

REJ09B0320-0200

21.3.50

Interrupt Source Mask Control Register (INHINT)

INHINT controls masking of various interrupt requests in the CD-ROM decoder.

76543210

Bit:

Initial value:

R/W:

00000000

R/W

INH

ISEC

INH

ITARG

INH

ISY

INH

IERR

INH

IBUF

INH

IREADY

PREINH

REQDM

PREINH

IREADY

Bit

Bit Name

Initial

Value

R/W

Description

INHISEC

R/W

ISEC Interrupt Mask

When set to 1, masks the generation of ISEC interrupts

INHITARG

R/W

ITARG Interrupt Mask

When set to 1, masks the generation of ITARG

interrupts

INHISY

R/W

ISY Interrupt Mask

When set to 1, masks the generation of ISY interrupts

INHIERR

R/W

IERR Interrupt Mask

When set to 1, masks the generation of IERR interrupts

INHIBUF

R/W

IBUF Interrupt Mask

When set to 1, masks the generation of IBUF interrupts

INHIREADY

R/W

IREADY Interrupt Mask

When set to 1, masks the generation of IREADY

interrupts

PREINH

REQDM

R/W

Masks setting of the DMA transfer request interrupt flag

for the output data stream.

When set to 1, the DMA transfer request interrupt

source is not retained.

PREINH

IREADY

R/W

Masks setting of the IREADY interrupt flag.

When set to 1, the interrupt source is not retained in the

IREADY flag.

SH7261 Datasheet(PDF) 1021 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 1021 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL