Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 271 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 271 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 267Page - Renesas Technology Corp SH7261 Datasheet HTML 268Page - Renesas Technology Corp SH7261 Datasheet HTML 269Page - Renesas Technology Corp SH7261 Datasheet HTML 270Page - Renesas Technology Corp SH7261 Datasheet HTML 271Page - Renesas Technology Corp SH7261 Datasheet HTML 272Page - Renesas Technology Corp SH7261 Datasheet HTML 273Page - Renesas Technology Corp SH7261 Datasheet HTML 274Page - Renesas Technology Corp SH7261 Datasheet HTML 275Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 271 / 1348 page
background image
Section 9 Bus State Controller (BSC)
Rev. 2.00 Sep. 07, 2007 Page 239 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
2
DPWDST
0
R
Power-Down Transition/Recovery Status
When set to 1, this bit indicates that a transition to or
recovery from power-down mode is in progress for a
channel from SDRAM0 to SDRAM3.
0: Initialization sequence not in progress
1: Initialization sequence in progress
1
DDPDST
0
R
Deep-Power-Down Transition/Recovery Status
When set to 1, this bit indicates that a transition to or
recovery from deep-power-down mode is in progress
for channel SDRAM0 or SDRAM1.
0: Transition/recovery not in progress
1: Transition/recovery in progress
0
DMRSST
0
R
Mode Register Setting Status
When set to 1, this bit indicates that mode register
setting is in progress for channel SDRAM0 or
SDRAM1.
0: Mode register setting not in progress
1: Mode register setting in progress
"Transition to or recovery from in progress" refers to the interval from the point at which the bits
listed in table 9.5 are written to until the corresponding commands are issued.
Table 9.5
List of Status Registers and Bits Requiring Checking
Function
Register
Bits
Self-refresh
SDRFCNT0
DSFENCm, DSFEN
Initialization sequence
SDIR1
DINIRQCm, DINIRQ
Power-down
SDPWDCNT
DPWDCm, DPWD
Deep-power-down
SDDPDCNT
DDPDCm, DDPD
Mode register setting
SDmMOD
DMR
Note:
Execution of a self-refresh, a transition to or recovery from power-down or deep-power-
down mode, an initialization sequence, or mode register setting may only be performed
when all status bits are cleared to 0. Do not rewrite the registers (bits) listed below when
any of the status bits (DSRFST, DINIST, DPWDST, DDPDST, DMRSST) is set to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com