| Electronic Components Datasheet Search |
|
SH7672 Datasheet(PDF) 466 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7672 Datasheet(HTML) 466 Page - Renesas Technology Corp |
|
466 / 1292 page ![]() Section 13 Ethernet Controller Direct Memory Access Controller (E-DMAC) Rev. 1.00 Nov. 14, 2007 Page 440 of 1262 REJ09B0437-0100 Bit Bit Name Initial value R/W Description 5 4 DL1 DL0 0 0 R/W R/W Descriptor Length These bits specify the descriptor length. 00: 16 bytes 01: 32 bytes 10: 64 bytes 11: Reserved (setting prohibited) 3 to 1 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 0 SWR 0 R/W Software Reset Writing 1 in this bit initializes registers of the E-DMAC other than TDLAR, RDLAR, and RMFCR and registers of the EtherC. While a software reset is being executed (64 cycles of the internal bus clock B φ), accesses to the all Ethernet-related registers are prohibited. Software reset period (example): When B φ = 100 MHz: 0.64 µS When B φ = 75 MHz: 0.85 µS This bit is always read as 0. 0: Writing 0 is ignored (E-DMAC operation is not affected) 1: Writing 1 resets the EtherC and E-DMAC and then automatically cleared |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |