Electronic Components Datasheet Search
  English  ▼

X  

SH7672 Datasheet(PDF) 503 Page - Renesas Technology Corp

Part # SH7672
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7670 Series
PDF  1292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7672 Datasheet(HTML) 503 Page - Renesas Technology Corp

Back Button SH7672 Datasheet HTML 499Page - Renesas Technology Corp SH7672 Datasheet HTML 500Page - Renesas Technology Corp SH7672 Datasheet HTML 501Page - Renesas Technology Corp SH7672 Datasheet HTML 502Page - Renesas Technology Corp SH7672 Datasheet HTML 503Page - Renesas Technology Corp SH7672 Datasheet HTML 504Page - Renesas Technology Corp SH7672 Datasheet HTML 505Page - Renesas Technology Corp SH7672 Datasheet HTML 506Page - Renesas Technology Corp SH7672 Datasheet HTML 507Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 503 / 1292 page
background image
Section 13 Ethernet Controller Direct Memory Access Controller (E-DMAC)
Rev. 1.00 Nov. 14, 2007 Page 477 of 1262
REJ09B0437-0100
Bit
Bit Name
Initial
value
R/W
Description
30
RDLE
0
R/W
Receive Descriptor List Last
After completion of the corresponding buffer transfer,
the E-DMAC references the first receive descriptor.
This specification is used to set a ring configuration for
the receive descriptors.
0: This is not the last receive descriptor list
1: This is the last receive descriptor list
29, 28
RFP[1:0]
00
R/W
Receive Frame Position
These two bits specify the relationship between the
receive buffer and receive frame.
00: Frame reception for receive buffer indicated by this
descriptor continues (frame is not concluded)
01: Receive buffer indicated by this descriptor
contains end of frame (frame is concluded)
10: Receive buffer indicated by this descriptor is start
of frame (frame is not concluded)
11: Contents of receive buffer indicated by this
descriptor are equivalent to one frame (one
frame/one buffer)
27
RFE
0
R/W
Receive Frame Error
Indicates that one or other bit of the receive frame
status indicated by bits 25 to 16 is set. Whether or not
the receive frame status information is copied into this
bit is specified by the transmit/receive status copy
enable register.
0: No error during reception
1: A certain kind of error occurred during reception
26
RCSE
0
R/W
Determination of Receive Packet Checksum Value
When CSEBL = 1 and CSMD = 1, the setting shown in
table 13.1 occurs depending on the received packet
and data.
The information in this bit will be invalid if operation is
based on any setting other than the above.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com