| Electronic Components Datasheet Search |
|
SH7672 Datasheet(PDF) 242 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7672 Datasheet(HTML) 242 Page - Renesas Technology Corp |
|
242 / 1292 page ![]() Section 7 Bus State Controller (BSC) Rev. 1.00 Nov. 14, 2007 Page 216 of 1262 REJ09B0437-0100 Bit Bit Name Initial Value R/W Description 27, 26 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 25, 24 0P2R[1:0] 10 R/W Of the internal bus masters excluding the CPU (that is, A-DMAC (including F-DMAC), E-DMAC, and DMAC), set the internal bus master having the second highest priority level. 00: No setting 01: A-DMAC (including F-DMAC) 10: E-DMAC 11: DMAC 23, 22 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 21, 20 0P3R[1:0] 11 R/W Of the internal bus masters excluding the CPU (that is, A-DMAC (including F-DMAC), E-DMAC, and DMAC), set the internal bus master having the third highest priority level. 00: No setting 01: A-DMAC (including F-DMAC) 10: E-DMAC 11: DMAC 19 to 0 All 0 R Reserved These bits are always read as 0. The write value should always be 0. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |