| Electronic Components Datasheet Search |
|
H83065 Datasheet(PDF) 46 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H83065 Datasheet(HTML) 46 Page - Renesas Technology Corp |
|
46 / 963 page ![]() Section 2 CPU Rev. 4.00 Jan 26, 2006 page 24 of 938 REJ09B0276-0400 • High-speed operation All frequently-used instructions execute in two to four states Maximum clock frequency: 20 MHz 8/16/32-bit register-register add/subtract: 100 ns 8 × 8-bit register-register multiply: 700 ns 16 ÷ 8-bit register-register divide: 700 ns 16 × 16-bit register-register multiply: 1.1 µs 32 ÷ 16-bit register-register divide: 1.1 µs • Two CPU operating modes Normal mode Advanced mode • Low-power mode Transition to power-down state by SLEEP instruction 2.1.2 Differences from H8/300 CPU In comparison to the H8/300 CPU, the H8/300H has the following enhancements. • More general registers Eight 16-bit registers have been added. • Expanded address space Advanced mode supports a maximum 16-Mbyte address space. Normal mode supports the same 64-kbyte address space as the H8/300 CPU. • Enhanced addressing The addressing modes have been enhanced to make effective use of the 16-Mbyte address space. • Enhanced instructions Data transfer, arithmetic, and logic instructions can operate on 32-bit data. Signed multiply/divide instructions and other instructions have been added. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |