Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

H83065 Datasheet(PDF) 29 Page - Renesas Technology Corp

Part # H83065
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  963 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H83065 Datasheet(HTML) 29 Page - Renesas Technology Corp

Back Button H83065 Datasheet HTML 25Page - Renesas Technology Corp H83065 Datasheet HTML 26Page - Renesas Technology Corp H83065 Datasheet HTML 27Page - Renesas Technology Corp H83065 Datasheet HTML 28Page - Renesas Technology Corp H83065 Datasheet HTML 29Page - Renesas Technology Corp H83065 Datasheet HTML 30Page - Renesas Technology Corp H83065 Datasheet HTML 31Page - Renesas Technology Corp H83065 Datasheet HTML 32Page - Renesas Technology Corp H83065 Datasheet HTML 33Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 963 page
background image
Section 1 Overview
Rev. 4.00 Jan 26, 2006 page 7 of 938
REJ09B0276-0400
1.2
Block Diagram
Figure 1.1 shows an internal block diagram.
Port 3
Port 4
P5 /A
P5 /A
P5 /A
P5 /A
3
2
1
0
19
18
17
16
P2 /A
P2 /A
P2 /A
P2 /A
P2 /A
P2 /A
P2 /A
P2 /A
7
6
5
4
3
2
1
0
P9 /SCK /IRQ
P9 /SCK /IRQ
P9 /RxD
P9 /RxD
P9 /TxD
P9 /TxD
5
4
3
2
1
0
1
0
1
0
1
0
5
4
Port 7
Port A
CS0/P84
ADTRG/CS1/IRQ3/P83
CS2/IRQ2/P82
CS3/IRQ1/P81
RFSH/IRQ0/P80
MD
MD
MD
EXTAL
XTAL
STBY
RES
FWE*/RESO
NMI
2
1
0
H8/300H CPU
Interrupt controller
ROM
(mask ROM or
flash memory)
DMA controller
(DMAC)
Serial communication
interface
(SCI)
3 channels
×
Watchdog timer
(WDT)
Address bus
Data bus (upper)
Data bus (lower)
15
14
13
12
11
10
9
8
P1 /A
P1 /A
P1 /A
P1 /A
P1 /A
P1 /A
P1 /A
P1 /A
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
φ/P67
LWR/P66
HWR/P65
RD/P64
AS/P63
BACK/P62
BREQ/P61
WAIT/P60
RAM
16-bit timer unit
8-bit timer unit
A/D converter
D/A converter
Programmable
timing pattern
controller (TPC)
Port B
Note: * Functions as RESO in the mask ROM versions, and as FWE in the flash memory and
flash memory R versions.
Figure 1.1 Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com