Electronic Components Datasheet Search
  English  ▼

X  

SH7014 Datasheet(PDF) 420 Page - Renesas Technology Corp

Part # SH7014
Description  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 Datasheet(HTML) 420 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 416Page - Renesas Technology Corp SH7014 Datasheet HTML 417Page - Renesas Technology Corp SH7014 Datasheet HTML 418Page - Renesas Technology Corp SH7014 Datasheet HTML 419Page - Renesas Technology Corp SH7014 Datasheet HTML 420Page - Renesas Technology Corp SH7014 Datasheet HTML 421Page - Renesas Technology Corp SH7014 Datasheet HTML 422Page - Renesas Technology Corp SH7014 Datasheet HTML 423Page - Renesas Technology Corp SH7014 Datasheet HTML 424Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 420 / 754 page
background image
13. High Speed A/D Converter
⎯ SH7014 ⎯
Rev.5.00 Sep. 27, 2007 Page 386 of 716
REJ09B0398-0500
Table 13.5
Conversion Channel and ADF Flag Setting/Clearing Conditions During Buffer
Operation 2
Channel Setting
Sampling Channel
CH2 CH1 CH0
BUFE1, BUFE0 = B'01 BUFE1, BUFE0 = B'10 BUFE1, BUFE0 = B'11
0
0
⎯
*
*
*
1
0
AN0, AN2 (ADDRC)
1
AN0, AN2, AN3
(ADDRD)
1
0
0
AN0, AN2 to AN4
(ADDRE)
AN0, AN1, AN4
(ADDRE)
AN0, AN4 (ADDRE)
1
AN0, AN2 to AN5
(ADDRF)
AN0, AN1, AN4, AN5
(ADDRF)
AN0, AN4, AN5
(ADDRF)
1
0
AN0, AN2 to AN6
(ADDRG)
AN0, AN1, AN4 to AN6
(ADDRG)
AN0, AN4 to AN6
(ADDRG)
1
AN0, AN2 to AN7
(ADDRH)
AN0, AN1, AN4 to AN7
(ADDRH)
AN0, AN4 to AN7
(ADDRH)
Note:
*
See table 13.4.
ADF Flag Clearing: When the DMAC is started up due to an A/D conversion end interrupt, the
ADF flag is cleared when the ADDR specified in table 13.4 or 13.5 has been read.
Resetting the Number of Buffer Operations: Clear the BUFE1 and BUFE0 bits to B'00 in
conversion standby mode or when the converter has been halted. The number of buffer operations
is cleared to 0.
Updating Buffer Operations: Clear the BUFE1 and BUFE0 bits to B'00 in conversion standby
mode or when the converter has been halted. Thereafter, set BUFE1 and BUFE0, and the buffer
operations shown in table 13.4 and 13.5 are performed when conversion is resumed.
13.4.6
Simultaneous Sampling Operation
With simultaneous sampling, continuous conversion is conducted with sampling of the input
voltages on two channels at the same time. Simultaneous sampling is valid in group mode.
Channels for sampling are determined by the CH2 and CH1 bits of the RDSCR. The combinations
are shown in table 13.6. For example, if GRP = 1 when CH2 and CH1 = B'11, sampling occurs in
order in the following pairs: AN0, AN1
→AN2, AN3→AN4, AN5→AN6, AN7. Sampling timing
is shown in figure 13.9.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com