| Electronic Components Datasheet Search |
|
SH7014 Datasheet(PDF) 686 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7014 Datasheet(HTML) 686 Page - Renesas Technology Corp |
|
686 / 754 page ![]() Appendix A On-Chip Supporting Module Registers Rev.5.00 Sep. 27, 2007 Page 652 of 716 REJ09B0398-0500 SCI Bit Name Value Description 0 Transmission is in progress Clearing conditions: • When 0 is written to TDRE after reading TDRE = 1 • When DMAC writes data in TDR 2 Transmit End (TEND) 1 End of transmission (initial value) Clearing conditions: • Power-on reset or standby mode • When the TE bit in SCR is 0 • When TDRE = at transmission of the last bit of a 1-byte serial transmit character 0 Multiprocessor bit value in receive data is 0* 7 (initial value) 1 Multiprocessor Bit (MPB) 1 Multiprocessor bit value in receive data is 1 0 Multiprocessor bit value in transmit data is 0 (initial value) 0 Multiprocessor Bit Transfer (MPBT) 1 Multiprocessor bit value in transmit data is 1 Notes: 1. The ORER flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0. 2. RDR continues to hold the data received before the overrun error, so subsequent receive data is lost. Serial receiving cannot continue while ORER is set to 1. In the clock synchronous mode, serial transmitting is disabled. 3. The FER flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0. 4. When the stop bit length is two bits, only the first bit is checked to see if it is a 1. The second stop bit is not checked. When a framing error occurs, the SCI transfers the receive data into the RDR but does not set RDRF. Serial receiving cannot continue while FER is set to 1. In the clock synchronous mode, serial transmitting is also disabled. In addition, serial transmission cannot continue in clock synchronous mode. 5. The PER flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0. 6. When a parity error occurs, the SCI transfers the receive data into the RDR but does not set RDRF. Serial receiving cannot continue while PER is set to 1. In the clock synchronous mode, serial transmitting is also disabled. In addition, serial transmission cannot continue in clock synchronous mode. 7. If RE is cleared to 0 when a multiprocessor format is selected, the MPB retains its previous value. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |