 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SH7014 Datasheet(PDF) 125 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7014 Datasheet(HTML) 125 Page - Renesas Technology Corp |
|
|
125 / 754 page  7. Cache Memory (CAC) Rev.5.00 Sep. 27, 2007 Page 91 of 716 REJ09B0398-0500 Section 7 Cache Memory (CAC) 7.1 Overview The LSI has an on-chip cache memory (CAC: CAChe) with 1 kbyte of cache data and a 256-entry cache tag. The cache data and cache tag space can be used as on-chip RAM space when the cache is not being used. 7.1.1 Features The CAC has the following features. The cache tag and cache data configuration is shown in figure 7.1. • 1-kbyte capacity • External memory (CS space and DRAM space) instruction code and PC relative data caching • 256 entry cache tag (tag address 15 bits) • 4-byte line length • Direct map replacement algorithm • Valid flag (1 bit) included for purges Cache tag 256 entries Data (32 bits) Tag address (15 bits) Cache data Data bus Hit signal CPU address Tag address Entry address Offset Valid bit (1 bit) CMP 15 8 2 Figure 7.1 Cache Tag and Cache Data Configuration |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
