Electronic Components Datasheet Search
  English  ▼

X  

SH7014 Datasheet(PDF) 184 Page - Renesas Technology Corp

Part # SH7014
Description  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 Datasheet(HTML) 184 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 180Page - Renesas Technology Corp SH7014 Datasheet HTML 181Page - Renesas Technology Corp SH7014 Datasheet HTML 182Page - Renesas Technology Corp SH7014 Datasheet HTML 183Page - Renesas Technology Corp SH7014 Datasheet HTML 184Page - Renesas Technology Corp SH7014 Datasheet HTML 185Page - Renesas Technology Corp SH7014 Datasheet HTML 186Page - Renesas Technology Corp SH7014 Datasheet HTML 187Page - Renesas Technology Corp SH7014 Datasheet HTML 188Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 184 / 754 page
background image
9. Direct Memory Access Controller (DMAC)
Rev.5.00 Sep. 27, 2007 Page 150 of 716
REJ09B0398-0500
9.1.4
Register Configuration
Table 9.2 summarizes the DMAC registers. DMAC has a total of 9 registers. Each channel has
four control registers. One other control register is shared by all channels.
Table 9.2
DMAC Registers
Channel Name
Abbrevi-
ation
R/W
Initial
Value
Address
Register
Size
Access
Size
0
DMA source
address register 0
SAR0
R/W
Undefined
H'FFFF86C0 32 bit
16, 32*
2
DMA destination
address register 0
DAR0
R/W
Undefined
H'FFFF86C4 32 bit
16, 32*
2
DMA transfer count
register 0
DMATCR0 R/W
Undefined
H'FFFF86C8 32 bit
16, 32*
3
DMA channel
control register 0
CHCR0
R/W*
1
H'00000000 H'FFFF86CC 32 bit
16, 32*
2
1
DMA source
address register 1
SAR1
R/W
Undefined
H'FFFF86D0 32 bit
16, 32*
2
DMA destination
address register 1
DAR1
R/W
Undefined
H'FFFF86D4 32 bit
16, 32*
2
DMA transfer count
register 1
DMATCR1 R/W
Undefined
H'FFFF86D8 32 bit
16, 32*
3
DMA channel
control register 1
CHCR1
R/W*
1
H'00000000 H'FFFF86DC 32 bit
16, 32*
2
Shared
DMA operation
register
DMAOR
R/W*
1
H'0000
H'FFFF86B0 16 bit
16*
4
Notes: 1. Write 0 after reading 1 in bit 1 of CHCR0, CHCR1 and in bits 1 and 2 of the DMAOR to
clear flags. No other writes are allowed.
2. For 16-bit access of SAR0, SAR1, DAR0, DAR1, and CHCR0, CHCR1, the 16-bit value
on the side not accessed is held.
3. DMATCR has a 16-bit configuration: bits 0 to 15. Writing to the upper 16 bits (bits 16 to
31) is invalid, and these bits always read 0.
4. Only 16-bit access for DMAOR.
5. Do not attempt to access an empty address. If an access is attemped, the system
operation is not guarenteed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com