Electronic Components Datasheet Search
  English  ▼

X  

SH7014 Datasheet(PDF) 234 Page - Renesas Technology Corp

Part # SH7014
Description  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 Datasheet(HTML) 234 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 230Page - Renesas Technology Corp SH7014 Datasheet HTML 231Page - Renesas Technology Corp SH7014 Datasheet HTML 232Page - Renesas Technology Corp SH7014 Datasheet HTML 233Page - Renesas Technology Corp SH7014 Datasheet HTML 234Page - Renesas Technology Corp SH7014 Datasheet HTML 235Page - Renesas Technology Corp SH7014 Datasheet HTML 236Page - Renesas Technology Corp SH7014 Datasheet HTML 237Page - Renesas Technology Corp SH7014 Datasheet HTML 238Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 234 / 754 page
background image
10. Multifunction Timer Pulse Unit (MTU)
Rev.5.00 Sep. 27, 2007 Page 200 of 716
REJ09B0398-0500
Bits 7 to 5
⎯Counter Clear 2 to 0 (CCLR2 to CCLR0): Select the counter clear source for the
TCNT counter.
Channels 0
Bit 7
CCLR2
Bit 6
CCLR1
Bit 5
CCLR0
Description
0
0
0
TCNT clear disabled
(initial value)
1
TCNT is cleared by TGRA compare-match or input capture
1
0
TCNT is cleared by TGRB compare-match or input capture
1
Synchronizing clear: TCNT is cleared in synchronization with clear of
other channel counters operating in sync.*
1
1
0
0
TCNT clear disabled
1
TCNT is cleared by TGRC compare-match or input capture*
2
1
0
TCNT is cleared by TGRD compare-match or input capture*
2
1
Synchronizing clear: TCNT is cleared in synchronization with clear of
other channel counters operating in sync*
1
Notes: 1. Setting the SYNC bit of the TSYR to 1 sets the synchronization.
2. When TGRC or TGRD are functioning as buffer registers, TCNT is not cleared because
the buffer registers have priority and compare-match/input captures do not occur.
Channels 1, 2
Bit 7
Reserved*
1
Bit 6
CCLR1
Bit 5
CCLR0
Description
0
0
0
TCNT clear disabled
(initial value)
1
TCNT is cleared by TGRA compare-match or input capture
1
0
TCNT is cleared by TGRB compare-match or input capture
1
Synchronizing clear: TCNT is cleared in synchronization with
clear of other channel counters operating in sync*
2
Notes: 1. The bit 7 of channels 1 and 2 is reserved. It always reads 0, and cannot be modified.
2. Setting the SYNC bit of the TSYR to 1 sets the synchronization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com