| Electronic Components Datasheet Search |
|
SH7014 Datasheet(PDF) 238 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7014 Datasheet(HTML) 238 Page - Renesas Technology Corp |
|
238 / 754 page ![]() 10. Multifunction Timer Pulse Unit (MTU) Rev.5.00 Sep. 27, 2007 Page 204 of 716 REJ09B0398-0500 Bits 7 and 6 ⎯Reserved: These bits always read as 1. The write value should always be 1. Bit 5 ⎯Buffer Operation B (BFB): Designates whether to use the TGRB register for normal operation, or buffer operation in combination with the TGRD register. When using TGRD as a buffer register, no TGRD register input capture/output compares are generated. This bit is reserved in channels 1 and 2, which have no TGRD registers. This bit always read as 0. The write value should always be 0. Bit 5 BFB Description 0 TGRB operates normally (initial value) 1 TGRB and TGRD buffer operation Bit 4 ⎯Buffer Operation A (BFA): Designates whether to use the TGRA register for normal operation, or buffer operation in combination with the TGRC register. When using TGRC as a buffer register, no TGRC register input capture/output compares are generated. This bit is reserved in channels 1 and 2, which have no TGRC registers. This bit always read as 0. The write value should always be 0. Bit 4 BFA Description 0 TGRA operates normally (initial value) 1 TGRA and TGRC buffer operation |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |