Electronic Components Datasheet Search
  English  ▼

X  

SH7014 Datasheet(PDF) 257 Page - Renesas Technology Corp

Part # SH7014
Description  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 Datasheet(HTML) 257 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 253Page - Renesas Technology Corp SH7014 Datasheet HTML 254Page - Renesas Technology Corp SH7014 Datasheet HTML 255Page - Renesas Technology Corp SH7014 Datasheet HTML 256Page - Renesas Technology Corp SH7014 Datasheet HTML 257Page - Renesas Technology Corp SH7014 Datasheet HTML 258Page - Renesas Technology Corp SH7014 Datasheet HTML 259Page - Renesas Technology Corp SH7014 Datasheet HTML 260Page - Renesas Technology Corp SH7014 Datasheet HTML 261Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 257 / 754 page
background image
10. Multifunction Timer Pulse Unit (MTU)
Rev.5.00 Sep. 27, 2007 Page 223 of 716
REJ09B0398-0500
Bits 2 to 0
⎯Timer Synchronization 2 to 0 (SYNC2 to SYNC0): Selects operation independent
of, or synchronized to, other channels. Synchronous operation allows synchronous clears due to
multiple TCNT synchronous presets and other channel counter clears. A minimum of two
channels must have SYNC bits set to 1 for synchronous operation. For synchronization clearing, it
is necessary to set the TCNT counter clear sources (the CCLR2 to CCLR0 bits of the TCR
register), in addition to the SYNC bit. The counter start to channel and bit-to-channel
correspondence are indicated in the tables below.
Counter Start
Channel
SYNC2
Channel 2 (TCNT2)
SYNC1
Channel 1 (TCNT1)
SYNC0
Channel 0 (TCNT0)
Bit n
SYNCn
Description
0
Timer counter (TCNTn) independent operation
(initial value)
(TCNTn preset/clear unrelated to other channels)
1
Timer counter synchronous operation*
1
TCNTn synchronous preset/ synchronous clear*
2 possible
Notes: n = 2 to 0.
1. Minimum of two channel SYNC bits must be set to 1 for synchronous operation.
2. TCNT counter clear sources (CCLR2 to CCLR0 bits of the TCR register) must be set in
addition to the SYNC bit in order to have clear synchronization.
Bits 7 to 3
⎯Reserved: These bits always read as 0. The write value should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com