Electronic Components Datasheet Search
  English  ▼

X  

SH7059 Datasheet(PDF) 7 Page - Renesas Technology Corp

Part # SH7059
Description  32-Bit RISC Microcomputer
PDF  1042 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7059 Datasheet(HTML) 7 Page - Renesas Technology Corp

Back Button SH7059 Datasheet HTML 3Page - Renesas Technology Corp SH7059 Datasheet HTML 4Page - Renesas Technology Corp SH7059 Datasheet HTML 5Page - Renesas Technology Corp SH7059 Datasheet HTML 6Page - Renesas Technology Corp SH7059 Datasheet HTML 7Page - Renesas Technology Corp SH7059 Datasheet HTML 8Page - Renesas Technology Corp SH7059 Datasheet HTML 9Page - Renesas Technology Corp SH7059 Datasheet HTML 10Page - Renesas Technology Corp SH7059 Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 1042 page
background image
Rev.3.00 Mar. 12, 2008 Page vii of xc
REJ09B0177-0300
Differences between SH7058 and SH7058S/SH7059
SH7058 (Rev.3, REJ09B0046-0300H)
SH7058S/SH7059
All
All
Synchronous serial communication unit (SSU) added
1.1 Features
Table 1.1 SH7058 Features
3,4
Clock pulse generator (CPG/PLL)
• On-chip clock-multiplication PLL circuit (x 4, x 8)
Interrupt controller (INTC)
• 117 internal interrupt sources
(ATU-II x 75, SCI x 20, DMAC x 4, A/D x 5, WDT x 1, UBC
x 1, CMT x 2, HCAN-II x 8, H-UDI x 1)
Direct memory access controller (DMAC) (4 channels)
• DMA transfer requests by on-chip modules
⎯ SCI, A/D converter, ATU-II, HCAN-II
Advanced user debugger (AUD)
• RAM monitor mode
⎯ Data input/output frequency: 10 MHz or less
1.1 Features
Table 1.1 SH7059 Features
CPG/PLL, INTC, DMAC, and AUD amended
Clock pulse generator (CPG/PLL)
• On-chip clock-multiplication PLL circuit ( x 8)
Interrupt controller (INTC)
• 123 internal interrupt sources
(ATU-II x 75, SCI x 20, DMAC x 4, A/D x 5, WDT x 1, UBC
x 1, CMT x 2, HCAN-II x 8, H-UDI x 1, SSU x 6)
Direct memory access controller (DMAC) (4 channels)
• DMA transfer requests by on-chip modules
⎯ SCI, A/D converter, ATU-II, HCAN-II, SSU
Synchronous serial communication unit (SSU) (2 channels)
• Support for master mode
• Synchronous serial communications with devices
having a different clock phase or polarity
• Choice of 8/16/32-bit width of transmit/receive data
• Full-duplex communication capability
• Continuous serial communications
• Choice of LSB-first or MSB-first transfer
• Choice of clock source from among seven internal
clocks
• Five interrupt sources
Advanced user debugger (AUD)
• RAM monitor mode
⎯ Data input/output frequency: 1/8 or less of the
internal operating frequency (
φ)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com