7641 datasheet(178/385 Pages) RENESAS

178 / 385 page

Rev.2.00

Aug 28, 2006

page 47 of 148

7641 Group

REJ09B0336-0200

APPLICATION

2.3 Serial I/O

(2) Serial communication using SPI compatible mode

qExplanation of SPI compatible mode

Setting the SPI mode select bit (bit 0 of SIOCON2) to “1” puts the serial I/O in SPI compatible

mode. The synchronous clock select bit (bit 6 of SIOCON1) determines whether the serial I/O is

an SPI master or slave. When the external clock is selected (“0”), the serial I/O is in slave mode;

when the internal clock is selected (“1”), the serial I/O is in master mode.

In SPI compatible mode the SRXD pin functions as a MISO (Master In/Slave Out) pin and the

STXD pin functions as a MOSI (Master Out/Slave In) pin.

In slave mode the transmit data is output from the MISO pin and the receive data is input from

the MISO pin. The SRDY pin functions as the chip-select signal input pin from an external.

In master mode the transmit data is output from the MOSI pin and the receive data is input from

the MISO pin. The SRDY pin functions as the chip-select signal output pin to an external.

qSlave mode operation

In slave mode of SPI compatible mode 4 types of clock polarity and clock phase can be usable

by bits 3 and 4 of serial I/O control register 2.

If the SRDY pin is held “H”, the shift clock is inhibited, the serial I/O counter is set to “7”. If the

SRDY pin is held “L”, then the shift clock will start.

Make sure during transfer to maintain the SRDY input at “L” and not to write data to the serial

I/O counter.

Outline : Serial communication is performed between 7641 group MCUs, using SPI compatible

mode.

Specifications : • Synchronous clock frequency : 187.5 kHz (f(XIN) = 24 MHz )

• Transfer direction : LSB first

Figure 2.3.14 shows a connection diagram; Figure 2.3.15 shows the registers setting for SPI compatible

mode; Figures 2.3.16 and 2.3.17 show a control procedure of SPI compatible mode.

P80/UTXD2/SRDY

P81/URXD2/SCLK

P82/CTS2/MISO

P83/RTS2/MOSI

7641 group

CLK

DATA

Master unit

Slave unit

P80/UTXD2/SRDY

P81/URXD2/SCLK

P82/CTS2/MISO

P83/RTS2/MOSI

7641 group

Fig. 2.3.14 Connection diagram

7641 Datasheet(PDF) 178 Page - Renesas Technology Corp

7641 Datasheet(HTML) 178 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL