7641 datasheet(236/385 Pages) RENESAS

236 / 385 page

Rev.2.00

Aug 28, 2006

page 105 of 148

7641 Group

REJ09B0336-0200

APPLICATION

2.7 Frequency synthesizer (PLL)

2.7.3 Functional description

The frequency synthesizer generates the 48 MHz clock required by fUSB and fSYN, which are multiples of the

external input reference f(XIN) or f(XCIN). To use the frequency synthesizer, set the frequency synthesizer

enable bit of frequency synthesizer control register (address 6C16) to “1”.

The frequency synthesizer input bit selects either f(XIN) or f(XCIN) as an input clock fIN for the frequency

synthesizer.

Figure 2.7.7 shows the block diagram for the frequency synthesizer circuit.

(1) fPIN

fIN is divided by the contents of frequency synthesizer multiply register 2 (FSM2: address 6E16) to

generate fPIN, where

fPIN = fIN / 2(n + 1), n: value set to FSM2.

When the value of FSM2 is set to 255, the division is not performed and fPIN will equal fIN.

Figure 2.7.8 shows the frequency synthesizer multiply register 2 setting example.

Note: Be sure to set fPIN to 1 MHz or more.

FSM2

Data Bus

FSM1

FSC

Prescaler

fIN

fPIN

fVCO

fSYN

fUSB

(address 006E16)(address 006D16)

(address 006C16)(address 006F16)

FSD

Frequency

Multiplier

Frequency Divider

Fig. 2.7.7 Block diagram for frequency synthesizer circuit

24 MHz

1 MHz

2 MHz

3 MHz

6 MHz

12 MHz

Decimal

255

Hexadecimal

FF16

24.00 MHz

fIN

24.00 MHz

0B16

0516

0316

0116

0016

fPIN

FSM2 register set value

Fig. 2.7.8 Frequency synthesizer multiply register 2 setting example

7641 Datasheet(PDF) 236 Page - Renesas Technology Corp

7641 Datasheet(HTML) 236 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL