Electronic Components Datasheet Search
  English  ▼

X  

SH7018 Datasheet(PDF) 118 Page - Renesas Technology Corp

Part # SH7018
Description  SuperH??RISC engine
PDF  431 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7018 Datasheet(HTML) 118 Page - Renesas Technology Corp

Back Button SH7018 Datasheet HTML 114Page - Renesas Technology Corp SH7018 Datasheet HTML 115Page - Renesas Technology Corp SH7018 Datasheet HTML 116Page - Renesas Technology Corp SH7018 Datasheet HTML 117Page - Renesas Technology Corp SH7018 Datasheet HTML 118Page - Renesas Technology Corp SH7018 Datasheet HTML 119Page - Renesas Technology Corp SH7018 Datasheet HTML 120Page - Renesas Technology Corp SH7018 Datasheet HTML 121Page - Renesas Technology Corp SH7018 Datasheet HTML 122Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 431 page
background image
102
• Bits 7 to 5—Counter Clear 2, 1, and 0 (CCLR2, CCLR1, CCLR0): Select the counter clear
source for the TCNT counter.
Channel 0:
Bit 7:
CCLR2
Bit 6:
CCLR1
Bit 5:
CCLR0
Description
0
0
0
TCNT clear disabled
(Initial value)
1
TCNT is cleared by TGRA compare-match or input capture
1
0
TCNT is cleared by TGRB compare-match
1
Synchronizing clear: TCNT is cleared in synchronization with clear of
other channel counters operating in sync*
1
1
0
0
TCNT clear disabled
1
TCNT is cleared by TGRC compare-match or input capture*
2
1
0
TCNT is cleared by TGRD compare-match*
2
1
Synchronizing clear: TCNT is cleared in synchronization with clear of
other channel counters operating in sync*
1
Notes: 1. Setting the SYNC bit of the TSYR to 1 sets the synchronization.
2. When TGRC or TGRD are functioning as buffer registers, TCNT is not cleared because
the buffer registers have priority and compare-match/input captures do not occur.
Channels 1 and 2:
Bit 7:
Reserved*
1
Bit 6:
CCLR1
Bit 5:
CCLR0
Description
0
0
0
TCNT clear disabled
(Initial value)
1
TCNT is cleared by TGRA compare-match or input capture
1
0
TCNT is cleared by TGRB compare-match or input capture
1
Synchronizing clear: TCNT is cleared in synchronization with
clear of other channel counters operating in sync*
2
Notes: 1. The bit 7 of channels 1 and 2 is reserved. This bit is always read as 0. The write value
should always be 0.
2. Setting the SYNC bit of the TSYR to 1 sets the synchronization.
• Bits 4 and 3—Clock Edge 1 and 0 (CKEG1, CKEG0): CKEG1 and CKEG0 select the input
clock edges. When counting is done on both edges of the internal clock the input clock
frequency becomes 1/2 (Example: both edges of
φ/4 = rising edge of φ/2).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com