SH7052 datasheet(365/919 Pages) RENESAS

365 / 919 page

339

16-bit correction counter 10F (TCNT10F) has P

φ as its input and is constantly compared with

16-bit correction counter 10E (TCNT10E). When the 16-bit correction counter 10F

(TCNT10F) value is smaller than that in 16-bit correction counter 10E (TCNT10E), it is

incremented and generates count-up AGCKM. When the 16-bit correction counter 10F

(TCNT10F) value exceeds that in 16-bit correction counter 10E (TCNT10E) (for example,

when TCNT10F reloads TCNT10D), no count-up operation is performed. The TI10 multiplied

signal (AGCKM) generated when TCNT10F is incremented is output to the channel 1 to 5

free-running counters (TCNT1A, TCNT1B, TCNT2A, TCNT2B, TCNT3, TCNT4, TCNT5),

and an up-count can be performed on AGCKM by setting this as the counter clock on each

channel. TCNT10F is constantly compared with the 16-bit correction counter clear register

(TCCLR10), and when the free-running counter 10F (TCNT10F) and correction counter clear

TRG1BEN, TRG2AEN, and TRG2BEN in the timer control register (TCR10) enables the

channel 1 and 2 free-running counters (TCNT1A, TCNT1B, TCNT2A, TCNT2B) to be cleared

at this time. If TI10 is input when TCNT10D = H'0000, initialization and correction operations

are performed. When TCNT10F = TCCLR10, TCNT10F is cleared to H'0001. When

TCNT10F

≠ TCCLR10, TCNT10F automatically counts up to the TCCLR10 value, and is

cleared to H'0001.

Channel 11: Channel 11 has a 16-bit free-running counter (TCNT11) and two 16-bit general

registers (GR11A, GR11B). TCNT11 is an up-counter that performs free-running operation. The

counter can generate an interrupt request when it overflows. When the two general registers

(GR11A, GR11B) are designated for compare-match use, a compare-match signal can be output to

the APC.

Prescaler: The ATU-II has a dedicated prescaler with a 2-stage configuration. The first stage

comprises 5-bit prescalers (PSCR1 to PSCR4) that generate a 1/m clock (where m = 1 to 32) with

respect to clock P

φ. The second prescaler stage allows selection of a clock obtained by further

scaling the clock from the first stage by 2n (where n = 0 to 5) according to the timer control

registers for the respective channels (TCR1A, TCR1B, TCR2A, TCR2B, TCR3 to TCR5, TCR6A,

TCR6B, TCR7A, TCR7B, TCR8, TCR11).

The prescalers of channels 1 to 8 and 11 have a 2-stage configuration, while the channel 0 and 10

prescalers only have a first stage. The first-stage prescaler is common to channels 0 to 5, 8, and 11,

and it is not possible to set different first-stage division ratios for each. Channels 6, 7, and 10 each

have a first-stage prescaler, and different first-stage division ratios can be set for each.

10.3.2

Free-Running Counter Operation and Cyclic Counter Operation

The free-running counters (TCNT) in ATU-II channels 0 to 5 and 11 start counting up as free-

running counters when the corresponding timer start register (TSTR) bit is set to 1. When TCNT

overflows (channel 0: from H'FFFFFFFF to H'00000000; channels 1 to 5 and 11: from H'FFFF to

H'0000), the OVF bit in the timer status register (TSR) is set to 1. If the OVE bit in the

SH7052 Datasheet(PDF) 365 Page - Renesas Technology Corp

SH7052 Datasheet(HTML) 365 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL