Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 833 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 833 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 829Page - Renesas Technology Corp SH7713 Datasheet HTML 830Page - Renesas Technology Corp SH7713 Datasheet HTML 831Page - Renesas Technology Corp SH7713 Datasheet HTML 832Page - Renesas Technology Corp SH7713 Datasheet HTML 833Page - Renesas Technology Corp SH7713 Datasheet HTML 834Page - Renesas Technology Corp SH7713 Datasheet HTML 835Page - Renesas Technology Corp SH7713 Datasheet HTML 836Page - Renesas Technology Corp SH7713 Datasheet HTML 837Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 833 / 904 page
background image
Section 24 Electrical Characteristics
Rev.1.50 Aug. 30, 2006 Page 793 of 860
REJ09B0288-0150
24.3.2
Control Signal Timing
Table 24.6
Control Signal Timing
(Conditions: V
CCQ = VCCQ-RTC = 3.0 to 3.6 V, VCC = VCC-PLL1 = VCC-PLL2 = 1.4 to 1.6 V,
V
SSQ = VSS = VSSQ-RTC = VSS-PLL1 = VSS-PLL2 = 0 V, Ta = –20 to 75°C)
66.67 MHz*
2
Item
Symbol
Min.
Max.
Unit
Figure
RESETP pulse width
t
RESPW
20*
3
—
t
cyc
24.12
RESETP setup time*1
t
RESPS
20
—
ns
RESETM pulse width
t
RESMW
20*
4
—
t
cyc
RESETM setup time
t
RESMS
10
—
ns
BREQ setup time
t
BREQS
1/2 t
cyc+10
—
24.14
BREQ hold time
t
BREQH
1/2 t
cyc+3
—
NMI setup time*
1
t
NMIS
10
—
24.13
NMI hold time
t
NMIH
3
—
IRQ5 to IRQ0 setup time*
1
t
IRQS
10
—
IRQ5 to IRQ0 hold time
t
IRQH
3
—
BACK delay time
t
BACKD
—
1/2 t
cyc+13
24.14
STATUS1, STATUS0 delay time
t
STD
—
18
24.15
IRQOUT delay time
t
IRQOTD
—
1/2 t
cyc+12
24.16
Bus tri-state delay time 1
t
BOFF1
0
30
24.14,
Bus tri-state delay time 2
t
BOFF2
0
30
24.15
Bus buffer-on time 1
t
BON1
0
30
Bus buffer-on time 2
t
BON2
0
30
Notes: t
cyc is the external bus clock cycle (B clock cycle).
1.
RESETP, NMI, and IRQ5 to IRQ0 are asynchronous. Changes are detected at the
clock rise when the setup shown is kept. When the setup cannot be kept, detection can
be delayed until the next clock rises.
2. The upper limit of the external bus clock is 66.67 MHz.
3. In standby mode, t
RESPW = tOSC2 (10 ms). When the crystal oscillation continues or the
clock multiplication ratio is changed in standby mode, t
RESPW = tPLL1 (100 µs).
4. In standby mode, t
RESMW = tOSC2 (10 ms). When the crystal oscillation continues or the
clock multiplication ratio is changed in standby mode,
RESETM must be kept low until
STATUS (0-1) changes to reset (HH).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com