| Electronic Components Datasheet Search |
|
SH7713 Datasheet(PDF) 879 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7713 Datasheet(HTML) 879 Page - Renesas Technology Corp |
|
879 / 904 page ![]() Section 24 Electrical Characteristics Rev.1.50 Aug. 30, 2006 Page 839 of 860 REJ09B0288-0150 RX-CLK tWOLD WOL Figure 24.65 WOL Output Timing CKIO tEXOUTD EXOUT Figure 24.66 EXOUT Output Timing CKIO tARBYD ARBUSY Figure 24.67 ARBUBY Output Timing 24.3.12 Port Input/Output Timing Table 24.14 Port Input/Output Timing (Conditions: V CCQ = VCCQ-RTC = 3.0 to 3.6 V, VCC = VCC-PLL1 = VCC-PLL2 = 1.4 to 1.6 V, V SSQ = VSS = VSSQ-RTC = VSS-PLL1 = VSS-PLL2 = 0 V, Ta = –20 to 75°C) Module Item Symbol Min. Max. Unit Figure Output data delay time t PORTD — 17 B:P clock ratio = 1:1 15 — B:P clock ratio = 2:1 t cyc+15 — Input data setup time B:P clock ratio = 4:1 t PORTS 3 × t cyc+15 — Port Input data hold time t PORTH 8 — ns 24.68 Note: t cyc is the output cycle time of the CKIO clock. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |