Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 274 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 274 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 270Page - Renesas Technology Corp SH7713 Datasheet HTML 271Page - Renesas Technology Corp SH7713 Datasheet HTML 272Page - Renesas Technology Corp SH7713 Datasheet HTML 273Page - Renesas Technology Corp SH7713 Datasheet HTML 274Page - Renesas Technology Corp SH7713 Datasheet HTML 275Page - Renesas Technology Corp SH7713 Datasheet HTML 276Page - Renesas Technology Corp SH7713 Datasheet HTML 277Page - Renesas Technology Corp SH7713 Datasheet HTML 278Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 274 / 904 page
background image
Section 7 X/Y Memory
Rev.1.50 Aug. 30, 2006 Page 234 of 860
REJ09B0288-0150
via the I bus, which does not use the cache, with MMU setting enabled (MMUCR.AT = 1) and
cache disabled (C bit = 0) as page attributes. Since access using the MMU occurs via the I bus,
several cycles are necessary (the number of necessary cycles varies according to the ratio between
the internal clock (I
φ) and bus clock (Bφ) or the operation state of the DMAC and E-DMAC). In a
program that requires high performance, it is advisable to access the X/Y memory from space P2
or Uxy.
The relationship described above is summarized in table 7.2.
Table 7.2
MMU and Cache Settings
Setting
Logical Address Space and Access Enabled or Disabled
CCR1.CE
MMUCR.AT
P0, U0
P1
P2, Uxy
P3
0
0
B
B
A
B
0
1
B
B
A
B
1
0
X
X
A
X
1
1
C
X
A
C
[Legend]
A:
Accessible (recommended)
B:
Accessible
C:
Accessible (Note that MMU page attribute must be specified as cache disabled
by clearing the C bit to 0.)
X:
Not Accessible
7.3.4
Sleep Mode
In sleep mode, I bus master modules such as the DMAC and E-DMAC cannot access the X/Y
memory.
7.3.5
Address Error
If writing that may causes an address error is performed on the X/Y memory, the contents of the
X/Y memory are not guaranteed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com