Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 393 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 393 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 389Page - Renesas Technology Corp SH7721 Datasheet HTML 390Page - Renesas Technology Corp SH7721 Datasheet HTML 391Page - Renesas Technology Corp SH7721 Datasheet HTML 392Page - Renesas Technology Corp SH7721 Datasheet HTML 393Page - Renesas Technology Corp SH7721 Datasheet HTML 394Page - Renesas Technology Corp SH7721 Datasheet HTML 395Page - Renesas Technology Corp SH7721 Datasheet HTML 396Page - Renesas Technology Corp SH7721 Datasheet HTML 397Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 393 / 1524 page
background image
Section 9
Bus State Controller (BSC)
Rev. 3.00 Jan. 18, 2008 Page 331 of 1458
REJ09B0033-0300
9.5
Operation
9.5.1
Endian/Access Size and Data Alignment
This LSI supports big endian, in which the 0 address is the most significant byte (MSByte) in the
byte data and little endian, in which the 0 address is the least significant byte (LSByte) in the byte
data. Endian is specified on power-on reset by the external pin (MD5). When MD5 pin is low
level on power-on reset, the endian will become big endian and when MD5 pin is high level on
power-on reset, the endian will become little endian.
Three data bus widths (8 bits, 16 bits, and 32 bits) are available for normal memory and byte-
selection SRAM. Two data bus widths (16 bits and 32 bits) are available for SDRAM. Two data
bus widths (8 bits and 16 bits) are available for PCMCIA interface. Data alignment is performed
in accordance with the data bus width of the device and endian. This also means that when
longword data is read from a byte-width device, the read operation must be done four times. In
this LSI, data alignment and conversion of data length is performed automatically between the
respective interfaces.
Tables 9.6 to 9.11 show the relationship between endian, device data width, and access unit.
Table 9.6
32-Bit External Device/Big Endian Access and Data Alignment
Data Bus
Strobe Signals
Operation
D31 to
D24
D23 to
D16
D15 to
D8
D7 to D0
WE3(BE3),
DQMUU
WE2(BE2),
DQMUL
WE1(BE1),
DQMLU
WE0(BE0),
DQMLL
Byte access
at 0
Data
7 to 0
Assert
Byte access
at 1
Data
7 to 0
Assert
Byte access
at 2
Data
7 to 0
Assert
Byte access
at 3
Data
7 to 0
Assert
Word access
at 0
Data
15 to 8
Data
7 to 0
Assert
Assert
Word access
at 2
Data
15 to 8
Data
7 to 0
Assert
Assert
Longword
access at 0
Data
31 to 24
Data
23 to 16
Data
15 to 8
Data
7 to 0
Assert
Assert
Assert
Assert



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com