Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 789 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 789 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 785Page - Renesas Technology Corp SH7721 Datasheet HTML 786Page - Renesas Technology Corp SH7721 Datasheet HTML 787Page - Renesas Technology Corp SH7721 Datasheet HTML 788Page - Renesas Technology Corp SH7721 Datasheet HTML 789Page - Renesas Technology Corp SH7721 Datasheet HTML 790Page - Renesas Technology Corp SH7721 Datasheet HTML 791Page - Renesas Technology Corp SH7721 Datasheet HTML 792Page - Renesas Technology Corp SH7721 Datasheet HTML 793Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 789 / 1524 page
background image
Section 21
Serial I/O with FIFO (SIOF)
Rev. 3.00 Jan. 18, 2008 Page 727 of 1458
REJ09B0033-0300
21.4.8
Interrupts
The SIOF has one type of interrupt.
(1)
Interrupt Sources
Interrupts can be issued by several sources. Each source is shown as an SIOF status in SISTR.
Table 21.12 lists the SIOF interrupt sources.
Table 21.12 SIOF Interrupt Sources
No. Classification
Bit Name
Function Name
Description
1
TDREQ
Transmit FIFO transfer
request
The transmit FIFO stores data of
specified size or more.
2
Transmission
TFEMP
Transmit FIFO empty
The transmit FIFO is empty.
3
RDREQ
Receive FIFO transfer
request
The receive FIFO stores data of
specified size or more.
4
Reception
RFFUL
Receive FIFO full
The receive FIFO is full.
5
TCRDY
Transmit control data
ready
The transmit control register is ready
to be written.
6
Control
RCRDY
Receive control data
ready
The receive control data register
stores valid data.
7
TFUDF
Transmit FIFO
underflow
Serial data transmit timing has arrived
while the transmit FIFO is empty.
8
TFOVF
Transmit FIFO overflow Write to the transmit FIFO is
performed while the transmit FIFO is
full.
9
RFOVF
Receive FIFO overflow Serial data is received while the
receive FIFO is full.
10
RFUDF
Receive FIFO
underflow
The receive FIFO is read while the
receive FIFO is empty.
11
FSERR
FS error
A synchronous signal is input before
the specified bit number has been
passed (in slave mode).
12
Error
SAERR
Assign error
The same slot is specified in both
serial data and control data.
Whether an interrupt is issued or not as the result of an interrupt source is determined by the SIIER
settings. If an interrupt source is set to 1 and the corresponding bit in SIIER is set to 1, an SIOF
interrupt is issued.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com