Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 1093 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 1093 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 1089Page - Renesas Technology Corp SH7721 Datasheet HTML 1090Page - Renesas Technology Corp SH7721 Datasheet HTML 1091Page - Renesas Technology Corp SH7721 Datasheet HTML 1092Page - Renesas Technology Corp SH7721 Datasheet HTML 1093Page - Renesas Technology Corp SH7721 Datasheet HTML 1094Page - Renesas Technology Corp SH7721 Datasheet HTML 1095Page - Renesas Technology Corp SH7721 Datasheet HTML 1096Page - Renesas Technology Corp SH7721 Datasheet HTML 1097Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1093 / 1524 page
background image
Section 31
MultiMediaCard Interface (MMCIF)
Rev. 3.00 Jan. 18, 2008 Page 1031 of 1458
REJ09B0033-0300
31.3.1
Mode Register (MODER)
MODER specifies the MMCIF operating mode. The MMCIF has an operating mode: MMC mode.
Three signals, clock, command, and data signals, are used as the interfaces between the host
system and the MMC in MMC mode. The clock signal is used to make the host system and the
MMC synchronize each other. The command signal is used to issue a command from the host
system to the MMC and send a response from the MMC to the host system. The data signal is
used to write data to and read data from the MMC. The command and data signals are
bidirectional buses.
The following sequence should be repeated when the MMCIF uses the MMC: Send a command,
wait for the end of the command sequence and the end of the data busy state, and send the next
command.
Bit
Bit Name
Initial
Value
R/W
Description
7 to 1
All 0
Reserved
These bits are always read as 0. The write value should
always be 0.
0
0
R/W
Reserved
The write value should always be 0.
31.3.2
Command Type Register (CMDTYR)
CMDTYR specifies the command format in conjunction with RSPTYR. Bits TY1 and TY0
specify the existence and direction of transfer data, and bits TY6 to TY2 specify the additional
settings. All of bits TY6 to TY2 should be cleared to 0 or only one of them should be set to 1. Bits
TY6 to TY2 can only be set to 1 if the corresponding settings in bits TY1 and TY0 allow that
setting. If this register is not set correctly, operation cannot be guaranteed.
To perform single-block transfer, bits TY1 and TY0 should be set to 01 or 10 and bits TY6 to TY2
to 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com