Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 1094 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 1094 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 1090Page - Renesas Technology Corp SH7721 Datasheet HTML 1091Page - Renesas Technology Corp SH7721 Datasheet HTML 1092Page - Renesas Technology Corp SH7721 Datasheet HTML 1093Page - Renesas Technology Corp SH7721 Datasheet HTML 1094Page - Renesas Technology Corp SH7721 Datasheet HTML 1095Page - Renesas Technology Corp SH7721 Datasheet HTML 1096Page - Renesas Technology Corp SH7721 Datasheet HTML 1097Page - Renesas Technology Corp SH7721 Datasheet HTML 1098Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1094 / 1524 page
background image
Section 31
MultiMediaCard Interface (MMCIF)
Rev. 3.00 Jan. 18, 2008 Page 1032 of 1458
REJ09B0033-0300
Bit
Bit Name
Initial
Value
R/W
Description
7
—
0
R
Reserved
This bit is always read as 0. The write value should always
be 0.
6
TY6
0
R/W
Specifies the pre-defined multiblock transfer. Bits TY1 and
TY0 should be set to 01 or 10.
When the command which specifies this bit is used, the
transfer block size and the number of transfer blocks should
be specified in TBCR and TBNCR, respectively.
5
TY5
0
R/W
Specifies the multiblock transfer while the secure MMC is
used. Bits TY1 and TY0 should be set to 01 or 10.
When the command which specifies this bit is used, the
transfer block size and the number of transfer blocks should
be specified in TBCR and TBNCR, respectively.
4
TY4
0
R/W
This bit is set to 1 when the CMD12 command is issued. Bits
TY1 and TY0 should be set to 00.
3
TY3
0
R/W
Specifies the stream transfer. Bits TY1 and TY0 should be
set to 01 or 10. The stream transfer can be used only in
MMC mode.
The command sequence of the stream transfer specified by
this bit ends when it is stopped by the CMD12 command.
2
TY2
0
R/W
Specifies the open-ended multiblock transfer. Bits TY1 and
TY0 should be set to 01 or 10.
The command sequence of the stream transfer specified by
this bit ends when it is stopped by the CMD12 command.
1
0
TY1
TY0
0
0
R/W
R/W
Specify the existence and direction of transfer data.
00: A command without data transfer
01: A command with read data reception
10: A command with write data transmission
11: Setting prohibited
Table 31.2 summarizes the correspondence between the commands described in the
MultiMediaCard System Specification Version 3.1 and the settings of CMDTYR and RSPTYR.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com