Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 155 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 155 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 151Page - Renesas Technology Corp SH7721 Datasheet HTML 152Page - Renesas Technology Corp SH7721 Datasheet HTML 153Page - Renesas Technology Corp SH7721 Datasheet HTML 154Page - Renesas Technology Corp SH7721 Datasheet HTML 155Page - Renesas Technology Corp SH7721 Datasheet HTML 156Page - Renesas Technology Corp SH7721 Datasheet HTML 157Page - Renesas Technology Corp SH7721 Datasheet HTML 158Page - Renesas Technology Corp SH7721 Datasheet HTML 159Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 155 / 1524 page
background image
Section 3 DSP Operating Unit
Rev. 3.00 Jan. 18, 2008 Page 93 of 1458
REJ09B0033-0300
Table 3.4 shows the addresses to be specified in the repeat start register (RS) and repeat end
register (RE).
Table 3.4
RS and RE Setting Rule
Number of Instructions in Repeat Loop
1
2
3
≥4
RS
RptStart0 + 8
RptStart0 + 6
RptStart0 + 4
RptStart
RE
RptStart0 + 4
RptStart0 + 4
RptStart0 + 4
RptEnd3 + 4
Note:
The terms used above in table 3.2, are defined as follows.
RptStart: Address of the repeat start instruction
RptStart0: Address of the instruction one instruction prior to the repeat start instruction
RptEnd3: Address of the instruction three instructions prior to the repeat end instruction
(2)
Repeat Control Instructions and Repeat Control Macros
To describe a repeat loop, the RS and RE registers must be specified appropriately by the LDRS
and LDRS instructions and then the number of repetitions must be specified by the SERTC
instruction. An 8-bit immediate data or a general register can be used as an operand of the SETRC
instruction. To specify the RC as a value greater than 256, use SETRC Rm type instructions.
Table 3.5
Repeat Control Instructions
Instruction
Operation
Number of
Execution States
LDRS @(disp,PC)
Calculates (disp x 2 + PC) and stores the result to the
RS register
1
LDRE @(disp,PC)
Calculates (disp x 2 + PC) and stores the result to the
RE register
1
SETRC #imm
Sets 8-bit immediate data imm to the RC[11:0] bits of
the SR register and sets the information related to the
number of repetitions to the RF[1:0] bits of the SR.
RC[11:0] can be specified as 0 to 255.
1
SETRC Rm
Sets the[11:0] bits of the Rm register to the RC[11:0]
bits of the SR register and sets the information related
to the number of repetitions to the RF[1:0] bits of the
SR.
RC[11:0] can be specified as 0 to 4095.
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com