SH7721 datasheet(323/1524 Pages) RENESAS

323 / 1524 page

Section 8

Interrupt Controller (INTC)

Rev. 3.00 Jan. 18, 2008 Page 261 of 1458

REJ09B0033-0300

8.3.12

Interrupt Request Register 8 (IRR8)

IRR8 is an 8-bit register that indicates whether interrupt requests from the SDHI, MMC, and

AFEIF are generated. This register is initialized to H'00 by a power-on reset or manual reset, but is

not initialized in standby mode.

Note:

Note: On the models not having the SDHI, the SDHI-related bits are reserved. The write

value should always be 0.

Bit

Bit Name

Initial Value

R/W

Description

MMCI3R

R/W

MMCI3 Interrupt Request

Indicates whether the MMCI3 (MMC) interrupt

request is generated.

0: MMCI3 interrupt request is not generated

1: MMCI3 interrupt request is generated

MMCI2R

R/W

MMCI2 Interrupt Request

Indicates whether the MMCI2 (MMC) interrupt

request is generated.

0: MMCI2 interrupt request is not generated

1: MMCI2 interrupt request is generated

MMCI1R

R/W

MMCI1 Interrupt Request

Indicates whether the MMCI1 (MMC) interrupt

request is generated.

0: MMCI1 interrupt request is not generated

1: MMCI1 interrupt request is generated

MMCI0R

R/W

MMCI0 Interrupt Request

Indicates whether the MMCI0 (MMC) interrupt

request is generated.

0: MMCI0 interrupt request is not generated

1: MMCI0 interrupt request is generated

AFECIR

R/W

AFECI Interrupt Request

Indicates whether the AFECI (AFEIF) interrupt

request is generated.

0: AFECI interrupt request is not generated

1: AFECI interrupt request is generated

SH7721 Datasheet(PDF) 323 Page - Renesas Technology Corp

SH7721 Datasheet(HTML) 323 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL