Electronic Components Datasheet Search
  English  ▼

X  

SAF7115 Datasheet(PDF) 9 Page - NXP Semiconductors

Part # SAF7115
Description  Multistandard video decoder with super-adaptive comb filter,
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SAF7115 Datasheet(HTML) 9 Page - NXP Semiconductors

Back Button SAF7115 Datasheet HTML 5Page - NXP Semiconductors SAF7115 Datasheet HTML 6Page - NXP Semiconductors SAF7115 Datasheet HTML 7Page - NXP Semiconductors SAF7115 Datasheet HTML 8Page - NXP Semiconductors SAF7115 Datasheet HTML 9Page - NXP Semiconductors SAF7115 Datasheet HTML 10Page - NXP Semiconductors SAF7115 Datasheet HTML 11Page - NXP Semiconductors SAF7115 Datasheet HTML 12Page - NXP Semiconductors SAF7115 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 35 page
background image
SAF7115_1
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 15 October 2008
9 of 35
NXP Semiconductors
SAF7115
Multistandard video decoder
Supplies (digital)
VDDD(IO)
1, 25, 51 and
75
A1, A14, P1
and P14
P
I/O digital supply voltage
VDDD(CORE)
33, 43, 58,
68, 83 and 93
B5, B10,
E13, K13, N5
and N10
P
core digital supply voltage
VSSD(CORE)
38, 63 and 88 A8, H14 and
P7
P
core digital ground supply voltage
VSSD(IO)
26, 50, 76
and 100
D4 to D11,
E4 to E11,
F4 to F11,
G4 to G11,
H4 to H11,
J4 to J11,
K4 to K11
and L6 to L9
P
I/O digital ground supply voltage
Analog inputs
AGND
21
L2
P
analog signal ground reference for all AIx inputs
AI21
16
J1
AI
analog input 21
AI22
14
H1
AI
analog input 22
AI23
12
G1
AI
analog input 23
AI24
10
F2
AI
analog input 24
AI2D
13
G2
AI
differential input for ADC channel 2 (pins AI24, AI23, AI22 and
AI21)[5]
AI11
20
L1
AI
analog input 11
AI12
18
K1
AI
analog input 12
AI1D
19
K2
AI
differential input for ADC channel 1 (pins AI12 and AI11)[5]
Analog output
AOUT
22
M1
AO
analog test output (do not connect)
I2C-bus
SCL
31
N4
I (/O)/od
serial clock input (/output) with inactive output path
SDA
32
P4
I (/O)/od
serial data input (/output)
General control
CE
27
N2
I/pu
chip enable or reset input (with internal pull-up)
RESO_N
30
P3
O
reset output (active low)
Audio clock
ALRCLK
40
P8
(I/) O/st/pd audio left/right clock output: can be strapped to supply through a
3.3 k
Ω resistor indicating that the default 24.576 MHz crystal
(internal pull-down) has been replaced by a 32.11 MHz crystal
AMCLK
37
N7
O
audio master clock output
AMXCLK
41
N9
I
audio master external clock input
ASCLK
39
N8
O
audio serial clock output
Table 4.
Pin description …continued
Symbol
Pin
Type[1]
Description
HTQFP100
TFBGA160



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com