Electronic Components Datasheet Search
  English  ▼

X  

SAF7115 Datasheet(PDF) 16 Page - NXP Semiconductors

Part # SAF7115
Description  Multistandard video decoder with super-adaptive comb filter,
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SAF7115 Datasheet(HTML) 16 Page - NXP Semiconductors

Back Button SAF7115 Datasheet HTML 12Page - NXP Semiconductors SAF7115 Datasheet HTML 13Page - NXP Semiconductors SAF7115 Datasheet HTML 14Page - NXP Semiconductors SAF7115 Datasheet HTML 15Page - NXP Semiconductors SAF7115 Datasheet HTML 16Page - NXP Semiconductors SAF7115 Datasheet HTML 17Page - NXP Semiconductors SAF7115 Datasheet HTML 18Page - NXP Semiconductors SAF7115 Datasheet HTML 19Page - NXP Semiconductors SAF7115 Datasheet HTML 20Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 35 page
background image
SAF7115_1
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 15 October 2008
16 of 35
NXP Semiconductors
SAF7115
Multistandard video decoder
Subcarrier PLL
fsubc(nom)
nominal subcarrier
frequency
PAL BGHI
-
4433619 -
Hz
NTSC M
-
3579545 -
Hz
PAL M
-
3575612 -
Hz
PAL N
-
3582056 -
Hz
∆fsubc(lock-in) subcarrier lock-in
frequency
±400
-
-
Hz
Expansion port (X-port) output timing with XCLK clock output
Co(L)
output load capacitance
15
-
50
pF
Tcy
cycle time
XCLK output
35
-
39
ns
δ
duty cycle
for tXCLKH/Tcy
35
-
65
%
tr
rise time
0.6 V to 2.6 V
-
-
5
ns
tf
fall time
2.6 V to 0.6 V
-
-
5
ns
Data and control signal output timing X-port including RT-port, related to XCLK output (for XPCK[1:0]
83h[5:4] = 01b)[7]
Co(L)
output load capacitance
15
-
50
pF
th(Q)
data output hold time
[8] 2-
-
ns
tPD
propagation delay
from positive edge of
XCLK output
[8] -
-
23
ns
Expansion port (X-port) input timing with XCLK clock input
Tcy
cycle time
XCLK input
31
-
45
ns
δ
duty cycle
for tXCLKH/Tcy
40
50
60
%
tr
rise time
-
-
5
ns
tf
fall time
-
-
5
ns
Data and control signal input timing X-port, related to XCLK input (for XPCK[1:0] 83h[5:4] = 11b);
tsu(D)
data input set-up time
[9] 6-
-
ns
th(D)
data input hold time
[9] --
6
ns
th(Q)
data output hold time
[10] -3
-
ns
tPD
propagation delay
from positive edge of
XCLK input
[10] -23
-
ns
Image port (I-port) output timing with ICLK clock output
Co(L)
output load capacitance
15
-
50
pF
Tcy
cycle time
31
-
90
ns
δ
duty cycle
for tICLKH/Tcy; CL =40pF
35
-
65
%
tr
rise time
0.6 V to 2.6 V
-
-
5
ns
tf
fall time
2.6 V to 0.6 V
-
-
5
ns
Image port (I-port) output timing with ICLK clock input
Tcy
cycle time
31
-
100
ns
δ
duty cycle
for tICLKH/Tcy
40
50
60
%
Table 7.
Characteristics …continued
VDDD = 3.0 V to 3.6 V; VDDA = 3.1 V to 3.5 V; Tamb =25 °C; timings and levels refer to drawings and conditions illustrated in
Figure 3 and Figure 4; unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com