2.1.9

GIO0 Low Setting During Device Boot May Cause Boot to Fail

Silicon Revision 1.1 Usage Notes and Known Design Exceptions to Functional Specifications

www.ti.com

This layout can cause real data to be placed in the spare area, which would erase meta-data that is

placed there by the NAND manufacturer. Typically, NAND programmers assume consecutive data

followed by the meta-data in the spare areas as below:

2048 bytes Data

64 bytes ECC Data

This does not affect small block NAND (512 bytes/page). Any device with page sizes larger than 512

bytes will be affected.

If the GIO0 pin is low during device boot from a NAND device, the DM335 will not follow the normal boot

process. The DM335 ROM Boot Loader (RBL) will attempt to read the User Boot Loader (UBL) header

from a different NAND page range and will look for a different number in that header than that used in the

normal boot process, which may cause the boot to fail.

To prevent this issue from occurring, ensure that the GIO0 pin is held high during NAND boot. Details

about this issue will be incorporated into the next revision of the TMS320DM335 Digital Media

System-on-Chip (DMSoC) Data Manual (literature number SPRS528).

TMS320DM335 Digital Media System-on-Chip (DMSoC)

10

SPRZ287A – July 2008 – Revised October 2008

Silicon Revision 1.1

Submit Documentation Feedback