Electronic Components Datasheet Search
  English  ▼

X  

LTG4 Datasheet(PDF) 7 Page - Linear Technology

Part # LTG4
Description  High Input Voltage,Current Mode Boost, Flyback and SEPIC Controller
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTG4 Datasheet(HTML) 7 Page - Linear Technology

Back Button LTG4 Datasheet HTML 3Page - Linear Technology LTG4 Datasheet HTML 4Page - Linear Technology LTG4 Datasheet HTML 5Page - Linear Technology LTG4 Datasheet HTML 6Page - Linear Technology LTG4 Datasheet HTML 7Page - Linear Technology LTG4 Datasheet HTML 8Page - Linear Technology LTG4 Datasheet HTML 9Page - Linear Technology LTG4 Datasheet HTML 10Page - Linear Technology LTG4 Datasheet HTML 11Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
LTC1871-7
7
18717fc
PIN FUNCTIONS
MODE/SYNC (Pin 5): This input controls the operating
mode of the converter and allows for synchronizing the
operating frequency to an external clock. If the MODE/
SYNC pin is connected to ground, Burst Mode operation
is enabled. If the MODE/SYNC pin is connected to INTVCC,
or if an external logic-level synchronization signal is ap-
plied to this input, Burst Mode operation is disabled and
the IC operates in a continuous mode.
GND (Pin 6): Ground Pin.
GATE (Pin 7): Gate Driver Output.
INTVCC (Pin 8): The Internal 7V Regulator Output. The
gate driver and control circuits are powered from this
voltage. Decouple this pin locally to the IC ground with
a minimum of 4.7μF low ESR tantalum or ceramic ca-
pacitor. This 7V regulator has an undervoltage lockout
circuit with 5.6V and 4.6V rising and falling thresholds,
respectively.
VIN (Pin 9): Main Supply Pin. Must be closely decoupled
to ground.
SENSE (Pin 10): The Current Sense Input for the Control
Loop. Connect this pin to a resistor in the source of the
power MOSFET. Alternatively, the SENSE pin may be con-
nected to the drain of the power MOSFET, in applications
where the maximum VDS is less than 36V. Internal leading
edge blanking is provided for both sensing methods.
BLOCK DIAGRAM
+
1.230V
85mV
OV
50k
EA
UV
TO
START-UP
CONTROL
BURST
COMPARATOR
S
R
Q
LOGIC
PWM LATCH
CURRENT
COMPARATOR
0.30V
1.230V
7V
5.6V UP
4.6V DOWN
1.230V
SLOPE
1.230V
ILOOP
FB
ITH
gm
3
MODE/SYNC
5
FREQ
4
2
INTVCC
8
LDO
V-TO-I
OSC
V-TO-I
SLOPE
COMPENSATION
BIAS AND
START-UP
CONTROL
VIN
BIAS
VREF
IOSC
RLOOP
–
+
–
+
C1
SENSE
10
GND
18717 BD
6
GATE
INTVCC
GND
7
VIN
1.248V
9
RUN
C2
1
0.6V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com