PCI1221 datasheet(19/123 Pages) TI

19 / 123 page

PCI1221 GHK/PDV

PC CARD CONTROLLERS

SCPS042 – JULY 1998

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Terminal Functions (Continued)

CardBus PC Card interface system (slots A and B)

TERMINAL

PIN NUMBER

I/O

FUNCTION

NAME

SLOT A†

SLOT B‡

TYPE

FUNCTION

PDV

GHK

PDV

GHK

CCLK

112

P18

CardBus PC Card clock. CCLK provides synchronous timing for all transactions on

the CardBus interface. All signals except CRST, CCLKRUN, CINT, CSTSCHG,

CAUDIO, CCD2-1, and CVS2-CVS1 are sampled on the rising edge of CCLK, and

all timing parameters are defined with the rising edge of this signal. CCLK operates

at the PCI bus clock frequency, but it can be stopped in the low state or slowed down

for power savings.

CCLKRUN

139

H18

CardBus PC Card clock run. CCLKRUN is used by a CardBus PC Card to request

an increase in the CCLK frequency, and by the PCI1221 to indicate that the CCLK

frequency is going to be decreased.

CRST

124

L18

I/O

CardBus PC Card reset. CRST is used to bring CardBus PC Card-specific

registers, sequencers, and signals to a known state. When CRST is asserted, all

CardBus PC Card signals must be 3-stated, and the PCI1221 drives these signals

to a valid logic level. Assertion can be asynchronous to CCLK, but deassertion must

be synchronous to CCLK.

† Terminal name for slot A is preceded with A_. For example, the full name for terminals 112 and P18 are A_CCLK.

‡ Terminal name for slot B is preceded with B_. For example, the full name for terminals 48 and P6 are B_CCLK.

PCI1221 Datasheet(PDF) 19 Page - Texas Instruments

PCI1221 Datasheet(HTML) 19 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL