PCI1221 datasheet(31/123 Pages) TI

31 / 123 page

PCI1221 GHK/PDV

PC CARD CONTROLLERS

SCPS042 – JULY 1998

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

serial bus interface protocol (continued)

Sb6

b3 b2 b1 b0

b7 b6 b5 b4 b3

b2 b1 b0

Slave Address

Word Address

R/W

S/P = Start/stop condition

A = Slave acknowledgement

b7 b6

b3 b2 b1 b0

Data Byte

Figure 11. Serial Bus Protocol – Byte Write

A byte read is llustrated in Figure 12. The read protocol is very similar to the write protocol except the R/W

command bit must be set to one to indicate a read-data transfer. In addition, the PCI1221 master must

acknowledge reception of the read bytes from the slave transmitter. The slave transmitter drives the SDA signal

during read data transfers. The SCL signal remains driven by the PCI1221 master.

Sb6

b3 b2 b1 b0

b7 b6 b5 b4 b3

b2 b1 b0

Slave Address

Word Address

R/W

S/P = Start/stop condition

A = Slave acknowledgement

b7 b6

b3 b2 b1 b0

Data Byte

Figure 12. Serial Bus Protocol – Byte Read

Figure 13 illustrates EEPROM interface doubleword data collection protocol.

b7 b6 b5 b4 b3

b2 b1 b0

Slave Address

Word Address

R/W

Data Byte 2

Data Byte 1

Data Byte 0

M = Master acknowledgement

S/P = Start/stop condition

A = Slave acknowledgement

Data Byte 3

001

Restart

R/W

Slave Address

Start

Figure 13. EEPROM Interface doubleword Data Collection

PCI1221 Datasheet(PDF) 31 Page - Texas Instruments

PCI1221 Datasheet(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL