HCS12 datasheet(227/452 Pages) FREESCALE

227 / 452 page

Glossary

S12CPUV2 Reference Manual, Rev. 4.0

Freescale Semiconductor

227

Operation:

Description:

Shifts all bits of memory location M one place to the right. Bit 7 is loaded with

0. The C status bit is loaded from the least significant bit of M.

LSR

Logical Shift Right Memory

LSR

b7 – – – – – – b0

CCR Details:

HIN

––––

∆∆∆

N: 0; cleared

Z: Set if result is $00; cleared otherwise

V: N

⊕ C = [N • C] + [N • C] (for N and C after the shift)

Set if (N is set and C is cleared) or (N is cleared and C is set);

cleared otherwise (for values of N and C after the shift)

C: M0

Set if the LSB of M was set before the shift; cleared otherwise

Source Form

Address

Mode

Object Code

Access Detail

HCS12

M68HC12

LSR opr16a

LSR oprx0_xysp

LSR oprx9,xysp

LSR oprx16,xysp

LSR [D,xysp]

LSR [oprx16,xysp]

EXT

IDX

IDX1

IDX2

[D,IDX]

[IDX2]

74 hh ll

64 xb

64 xb ff

64 xb ee ff

64 xb

64 xb ee ff

rPwO

rPw

rPwO

frPwP

fIfrPw

fIPrPw

rOPw

rPw

rPOw

frPPw

fIfrPw

fIPrPw

HCS12 Datasheet(PDF) 227 Page - Freescale Semiconductor, Inc

HCS12 Datasheet(HTML) 227 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL