Electronic Components Datasheet Search
  English  ▼

X  

HCS12 Datasheet(PDF) 79 Page - Freescale Semiconductor, Inc

Part # HCS12
Description  HCS12 Microcontrollers
PDF  452 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

HCS12 Datasheet(HTML) 79 Page - Freescale Semiconductor, Inc

Back Button HCS12 Datasheet HTML 75Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 76Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 77Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 78Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 79Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 80Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 81Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 82Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 83Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 452 page
background image
S12CPUV2 Reference Manual, Rev. 4.0
Freescale Semiconductor
79
5.22 Interrupt Instructions
Interrupt instructions handle transfer of control to a routine that performs a
critical task. Software interrupts are a type of exception. Section 7.
Exception Processing covers interrupt exception processing in detail.
The software interrupt (SWI) instruction initiates synchronous exception
processing. First, the return PC value is stacked. After CPU context is
stacked, execution continues at the address pointed to by the SWI vector.
Execution of the SWI instruction causes an interrupt without an interrupt
service request. SWI is not inhibited by global mask bits I and X in the CCR,
and execution of SWI sets the I mask bit. Once an SWI interrupt begins,
maskable interrupts are inhibited until the I bit in the CCR is cleared. This
typically occurs when a return from interrupt (RTI) instruction at the end of
the SWI service routine restores context.
The CPU12 uses a variation of the software interrupt for unimplemented
opcode trapping. There are opcodes in all 256 positions in the page 1
opcode map, but only 54 of the 256 positions on page 2 of the opcode map
Table 5-21. Jump and Subroutine Instructions
Mnemonic
Function
Operation
BSR
Branch to subroutine
SP – 2
⇒ SP
RTNH : RTNL ⇒ M(SP) : M(SP+1)
Subroutine address
⇒ PC
CALL
Call subroutine
in expanded memory
SP – 2
⇒ SP
RTNH:RTNL⇒ M(SP) : M(SP+1)
SP – 1
⇒ SP
(PPAGE)
⇒ M(SP)
Page
⇒ PPAGE
Subroutine address
⇒ PC
JMP
Jump
Address
⇒ PC
JSR
Jump to subroutine
SP – 2
⇒ SP
RTNH : RTNL⇒ M(SP) : M(SP+1)
Subroutine address
⇒ PC
RTC
Return from call
M(SP) ⇒ PPAGE
SP
+ 1 ⇒ SP
M(SP) : M(SP+1) ⇒ PCH : PCL
SP
+ 2 ⇒ SP
RTS
Return from subroutine
M(SP) : M(SP+1) ⇒ PCH : PCL
SP
+ 2 ⇒ SP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com