HCS12 datasheet(81/452 Pages) FREESCALE

81 / 452 page

S12CPUV2 Reference Manual, Rev. 4.0

Freescale Semiconductor

5.23 Index Manipulation Instructions

The index manipulation instructions perform 8- and 16-bit operations on the

three index registers and accumulators, other registers, or memory, as

shown in Table 5-23.

Table 5-23. Index Manipulation Instructions

Mnemonic

Function

Operation

Addition Instructions

ABX

Add B to X

(B)

+ (X) ⇒ X

ABY

Add B to Y

(B)

+ (Y) ⇒ Y

Compare Instructions

CPS

Compare SP to memory

(SP) – (M

: M + 1)

CPX

Compare X to memory

(X) – (M

: M + 1)

CPY

Compare Y to memory

(Y) – (M

: M + 1)

Load Instructions

LDS

Load SP from memory

: M+1 ⇒ SP

LDX

Load X from memory

: M + 1) ⇒ X

LDY

Load Y from memory

: M + 1) ⇒ Y

LEAS

Load effective address into SP

Effective address

⇒ SP

LEAX

Load effective address into X

Effective address

⇒ X

LEAY

Load effective address into Y

Effective address

⇒ Y

Store Instructions

STS

Store SP in memory

(SP)

⇒ M:M+1

STX

Store X in memory

(X)

⇒ M : M + 1

STY

Store Y in memory

(Y)

⇒ M : M + 1

Transfer Instructions

TFR

Transfer register to register

(A, B, CCR, D, X, Y, or SP)

⇒ A, B, CCR, D, X, Y, or SP

TSX

Transfer SP to X

(SP)

⇒ X

TSY

Transfer SP to Y

(SP)

⇒ Y

TXS

transfer X to SP

(X)

⇒ SP

TYS

transfer Y to SP

(Y)

⇒ SP

Exchange Instructions

EXG

Exchange register to register

(A, B, CCR, D, X, Y, or SP)

⇔ (A, B, CCR, D, X, Y, or SP)

XGDX

EXchange D with X

(D)

⇔ (X)

XGDY

EXchange D with Y

(D)

⇔ (Y)

HCS12 Datasheet(PDF) 81 Page - Freescale Semiconductor, Inc

HCS12 Datasheet(HTML) 81 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL