Electronic Components Datasheet Search
  English  ▼

X  

UJA1076 Datasheet(PDF) 13 Page - NXP Semiconductors

Part # UJA1076
Description  High-speed CAN core system basis chip
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

UJA1076 Datasheet(HTML) 13 Page - NXP Semiconductors

Back Button UJA1076 Datasheet HTML 9Page - NXP Semiconductors UJA1076 Datasheet HTML 10Page - NXP Semiconductors UJA1076 Datasheet HTML 11Page - NXP Semiconductors UJA1076 Datasheet HTML 12Page - NXP Semiconductors UJA1076 Datasheet HTML 13Page - NXP Semiconductors UJA1076 Datasheet HTML 14Page - NXP Semiconductors UJA1076 Datasheet HTML 15Page - NXP Semiconductors UJA1076 Datasheet HTML 16Page - NXP Semiconductors UJA1076 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 47 page
background image
UJA1076_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 02 — 27 May 2010
13 of 47
NXP Semiconductors
UJA1076
High-speed CAN core system basis chip
6.2.5 Int_Control register
Table 6.
Int_Control register
Bit
Symbol
Access
Power-on
default
Description
15:13
A2, A1, A0 R
010
register address
12
RO
R/W
0
access status
0: register set to read/write
1: register set to read only
11
V1UIE
R/W
0
V1 undervoltage interrupt enable
0: V1 undervoltage warning interrupts cannot be requested
1: V1 undervoltage warning interrupts can be requested
10
V2UIE
R/W
0
V2 undervoltage interrupt enable
0: V2 undervoltage warning interrupts cannot be requested
1: V2 undervoltage warning interrupts can be requested
9:8
reserved
R
00
7:6
WIC1
R/W
00
wake-up interrupt 1 control
00: wake-up interrupt 1 disabled
01: wake-up interrupt 1 on rising edge
10: wake-up interrupt 1 on falling edge
11: wake-up interrupt 1 on both edges
5:4
WIC2
R/W
00
wake-up interrupt 2 control
00: wake-up interrupt 2 disabled
01: wake-up interrupt 2 on rising edge
10: wake-up interrupt 2 on falling edge
11: wake-up interrupt 2 on both edges
3
STBCC
R/W
0
CAN standby control
0: When the SBC is in Normal mode (MC = 1x):
CAN is in Active mode. The wake-up flag (visible on RXDC) is cleared
regardless of V2 output voltage.
When the SBC is in Standby/Sleep mode (MC = 0x):
CAN is in Off mode. Bus wake-up detection is disabled. CAN wake-up
interrupts cannot be requested.
1: CAN is in Lowpower mode with bus wake-up detection enabled,
regardless of the SBC mode (MC = xx). CAN wake-up interrupts can be
requested.
2
RTHC
R/W
0
reset threshold control
0: The reset threshold is set to the 90 % V1 undervoltage detection voltage
(Vuvd; see Table 10)
1: The reset threshold is set to the 70 % V1 undervoltage detection voltage
(Vuvd; see Table 10)
1
WSE1
R/W
0
WAKE1 sample enable
0: sampling continuously
1: sampling of WAKE1 is synchronized with WBIAS (sample rate controlled
by WBC)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com