| Electronic Components Datasheet Search |
|
VSC056 Datasheet(PDF) 81 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
VSC056 Datasheet(HTML) 81 Page - Maxim Integrated Products |
|
81 / 134 page ![]() 81 of 134 VSC056 Data Sheet Revision 4.1 January 2008 Table 6 shows the available input edge combinations. 3.2.74 88h: Pulse Train Control 80 (PTC80) This register, along with the PTC81 register, provides a user-programmable LED flashing pulse train that defines the 0.33 Hz flash rate (selectable in the bit control registers) at power on. The user can adjust the pulse duration, the pulse train length, and the on/off time to derive a specific visual indication. The PTC80 register provides eight of the twelve bits available in the programmable pulse train. The PTC81 register contains two bits of pulse-width programmability, two bits of pulse train length programmability, and the remaining four bits of the programmable pulse train. As an example, the pulse train can be used to develop a visual heartbeat indication by programming the PTC80 register with a 45h and the PTC81 register with a 01h. This combination develops a pulse train with two blinks followed by a gap with the on times of the LED equal to 166.67 ms. If the default values of this register or the PTC51 register are modified, and synchronization to other LED flash rates is desired, the SYNC# pin must be enabled. To enable the SYNC# pin, tie the SYNCEN pin to VDD, connect an external 10 kΩ pull-up resistor to the SYNC# pin, and place the proper synchronization value in bits 3:0 of the Clock Select Control register. For information on the Clock Select Control register, see “FDh: Clock Select Control (CSC),” page 111. The following table shows the bit assignments for the Pulse Train Control 80 register. 1110 01 Pulse Train 6 selected, drive to VDD only 1111 01 Pulse Train 7 selected, drive to VDD only Table 6. Input Edge Combinations FS2 FS1 FS0 DD GPD Interrupt Condition 0001 X No interrupt generated, default X 0 1 1 X Interrupt generated on a rising edge X 1 0 1 X Interrupt generated on a falling edge X 1 1 1 X Interrupt generated on either edge 1001 X No interrupt generated Register Name: PTC80 Address: 88h Reset Value: 0011_1111b Bit Bit Label Access Description 7:0 PT7-0 R/W Pulse Train These eight bits are the first bits shifted out from 0 to 7 and define the on/off time for the 0.33 Hz (FS2-FS0 = 010b in the selected Bit Control register) flash rate. 1: defines LED on time. 0: defines LED off time. Table 5. LED Options (continued) PTE FS2 FS1 FS0 DD GPD I/O State |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |