Electronic Components Datasheet Search
  English  ▼

X  

80333 Datasheet(PDF) 35 Page - Intel Corporation

Part # 80333
Description  I/O Processor
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

80333 Datasheet(HTML) 35 Page - Intel Corporation

Back Button 80333 Datasheet HTML 31Page - Intel Corporation 80333 Datasheet HTML 32Page - Intel Corporation 80333 Datasheet HTML 33Page - Intel Corporation 80333 Datasheet HTML 34Page - Intel Corporation 80333 Datasheet HTML 35Page - Intel Corporation 80333 Datasheet HTML 36Page - Intel Corporation 80333 Datasheet HTML 37Page - Intel Corporation 80333 Datasheet HTML 38Page - Intel Corporation 80333 Datasheet HTML 39Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 75 page
background image
80333
Datasheet
Intel® 80333 I/O Processor Datasheet
May 2005
Order Number: 305433, Revision: 002
35
B_RCOMP
AO
AO
----
XINT[7:4]#
VI
VI
----
XINT[3:0]#
VI
VI
----
HPI#
VI
VI
----
B_HPWRFLT# (5)
VI
VI
----
B_HMRL# (5)
VI
VI
----
B_HPRSNT2# (5)
VI
VI
----
B_HPWREN (5)
Z
VO
----
B_HPRSNT1# (5)
VI
VI
----
B_HATNLED# (5)
Z
VO
----
B_HPWRLED# (5)
Z
VO
----
B_HBUTTON# (5)
VI
VI
----
SCL0, SCD0, SCL1/ SCLK,
SCD1/ SDTA
H
VB
----
GPIO[3:0]/ U0_RTS#, U0_CTS#,
U0_TXD, U0_RXD,
VI
VB
----
GPIO[7:4]/ U1_RTS#, U1_CTS#,
U1_TXD, U1_RXD
VI
VB
----
TCK
VI
VI
----
TDI
H
H
----
TDO
VO†
VO
----
TRST#
H
H
----
TMS
H
H
----
PWRDELAY
VI
VI
----
PWRGD
VI
VI
----
NC[3:0]
H
H
----
Table 16.
Pin Mode Behavior (Sheet 4 of 4)
Pin
Reset
Norm
ECC
Off
32-Bit
DDR
32-Bit
B_PCI
32-Bit
A_PCI
Notes:
1 = driven to VCC
0 = driven to VSS
X = driven to unknown state
ID = the input is disabled
H = pulled up to VCC
PD = pull-up disabled
AO = analog output level
L = pulled down to VSS
Z = output disabled (floats)
VB = acts like a Valid Bidirectional pin
VO = a Valid Output level is driven
VI = Need to drive a Valid Input level
† = After power fail sequence completes
‡ = Caused by Hi-Z from mode pins only
1.
Clocks become valid right before M_RST# deasserts.
2.
ODT signal to be low during power up and initialization per DDR-II JEDEC specification.
3.
High impedance common mode DC voltage driven per PCI Express* Specification, Revision 1.0.
4.
Input Disabled, but termination on, per PCI Express* Specification, Revision 1.0.
5.
Hot-Plug Controller signals are pulled up when SHPC is disabled (B_HSLOT[3] = 0 on rising edge of
PWRGD.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com