Electronic Components Datasheet Search
  English  ▼

X  

80333 Datasheet(PDF) 64 Page - Intel Corporation

Part # 80333
Description  I/O Processor
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

80333 Datasheet(HTML) 64 Page - Intel Corporation

Back Button 80333 Datasheet HTML 60Page - Intel Corporation 80333 Datasheet HTML 61Page - Intel Corporation 80333 Datasheet HTML 62Page - Intel Corporation 80333 Datasheet HTML 63Page - Intel Corporation 80333 Datasheet HTML 64Page - Intel Corporation 80333 Datasheet HTML 65Page - Intel Corporation 80333 Datasheet HTML 66Page - Intel Corporation 80333 Datasheet HTML 67Page - Intel Corporation 80333 Datasheet HTML 68Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 75 page
background image
80333
May 2005
Intel® 80333 I/O Processor Datasheet
Datasheet
64
Order Number: 305433, Revision: 002
Table 31.
PCI Signal Timings
Symbol
Parameter
PCI-X 133
PCI-X 100
PCI-X 66
PCI 66
PCI 33
Units
Notes
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
TOV1
Clock to Output Valid
Delay for bused
signals
0.7
3.8
0.7
3.8
1
6
2
11
ns
(1,2,3)
TOV2
Clock to Output Valid
Delay for point to point
signals
0.7
3.8
0.7
3.8
2
6
2
12
ns
(1,2,3)
TOF
Clock to Output Float
Delay
7
7
14
28
ns
(1,7)
TIS1
Input Setup to clock
for bused signals
1.2
1.7
3
7
ns
(3,4,8)
TIS2
Input Setup to clock
for point to point
signals
1.2
1.7
5
10,
12
ns
(3,4)
TIH1
Input Hold time from
clock
0.5
0.5
0
0
ns
(4)
TRST
Reset Active Time
1
1
1
1
ms
TRF
Reset Active to output
float delay
40
40
40
40
ns
(5,6)
TIS3
REQ64# to Reset
setup time
10
10
10
10
clocks
TIH2
Reset to REQ64# hold
time
0
50
0
50
0
50
0
50
ns
TIS4
PCI-X initialization
pattern to Reset setup
time
10
10
clocks
TIH3
Reset to PCI-X
initialization pattern
hold time
050
0
50
ns
Notes:
1.
See the timing measurement conditions in; Figure 7, “Output Timing Measurement Waveforms” on
page 69.
2.
See Figure 16, “PCI/PCI-X TOV(max) Rising Edge AC Test Load” on page 73, Figure 17, “PCI/PCI-X
TOV(max) Falling Edge AC Test Load” on page 74, and Figure 18, “PCI/PCI-X TOV(min) AC Test
Load” on page 74.
3.
Setup time for point-to-point signals applies to REQ# and GNT# only. All other signals are bused.
4.
See the timing measurement conditions in Figure 8, “Input Timing Measurement Waveforms” on
page 70.
5.
RST# is asserted and deasserted asynchronously with respect to CLK.
6.
All output drivers must be floated when RST# is active.
7.
For purposes of Active/Float timing measurements, the HI-Z or ‘off’ state is defined to be when the
total current delivered through the component pin is less than or equal to the leakage current
specification.
8.
Setup time applies only when the device is not driving the pin. Devices cannot drive and receive
signals at the same time.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com