Electronic Components Datasheet Search
  English  ▼

X  

UBA2071ATS Datasheet(PDF) 16 Page - NXP Semiconductors

Part # UBA2071ATS
Description  Half bridge control IC for CCFL backlighting
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

UBA2071ATS Datasheet(HTML) 16 Page - NXP Semiconductors

Back Button UBA2071ATS Datasheet HTML 12Page - NXP Semiconductors UBA2071ATS Datasheet HTML 13Page - NXP Semiconductors UBA2071ATS Datasheet HTML 14Page - NXP Semiconductors UBA2071ATS Datasheet HTML 15Page - NXP Semiconductors UBA2071ATS Datasheet HTML 16Page - NXP Semiconductors UBA2071ATS Datasheet HTML 17Page - NXP Semiconductors UBA2071ATS Datasheet HTML 18Page - NXP Semiconductors UBA2071ATS Datasheet HTML 19Page - NXP Semiconductors UBA2071ATS Datasheet HTML 20Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 35 page
background image
UBA2071_A_1
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 23 June 2008
16 of 35
NXP Semiconductors
UBA2071; UBA2071A
Half bridge control IC for CCFL backlighting
PWM lamp-on situation is reached again through a reverse sequence of events, starting
the half bridge actions, increasing the voltage on CSWP, increasing the lamp current back
to the controlled value. Switch S1 is closed (conducting) again when the voltage on the
CSWP pin has reached the voltage on the CVFB pin again.
The IC waits until the CSWP sweep-up6 has reached the current/voltage control level at
the CVFB pin before sweeping down. This prevents the lamps from going out completely
when deep dimming on CSWP pin is combined with a large value capacitor.
After the switching frequency has reached fsw(max), both GL and GH are made low, so both
half bridge powers will be non-conducting, see Figure 12. This guarantees zero lamp
current during the PWM-off period7, while the CSWP frequency sweep acts as soft stop
and soft restart, of which the softness can be set by the value of the capacitor connected
to the CSWP pin.
Three pins are available to configure the internal PWM generator: the CPWM pin, PWMA
pin, and the PWMD pin. The two possible PWM configurations are shown in Figure 13.In
the analog or master mode the internal PWM generator is active and generating the PWM
signal. This signal is put on the PWMD pin, which is automatically configured as an
output. The minimum duty cycle of the internal PWM generator is limited to
δ
PWM(min).
6.
CSWP sweep-up is frequency sweep-down.
7.
Until the ringing of voltage on the half bridge point has died away, some (capacitive) current may still cause a light glow at the hot
side of the lamps. Therefore it is advised to maximize the attenuation of the ringing circuit (made up by the transformer inductance
and the
∆V/∆t limiting capacitor).
Fig 12. PWM dim cycle waveforms
t
VCSWP
max
reg
5 V
VDD
VDD
0
t
VPWMD
0
t
VGH − VSH
0
t
VGL
0
014aaa107



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com